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Abstract
Timing matters. This is especially true for safety-critical real-time applications, since human lives
depend on their correctness. Such applications are naturally used in the avionics and automotive
industries. Within these domains, the decreasing relative costs and the pace of micro-electronics
development have led to the adoption of Commercial Off-The-Shelf (COTS) components in re-
cent years. Likewise, multi-core processors are an interesting alternative to established single-
core systems. Unfortunately, multi-core architectures pose significant challenges with respect to
analysability and predictability, impeding the proof of temporal correctness and thus system safety.
In particular, the inherent usage of shared resources induce dependencies between processor cores.
As a consequence instruction latencies on one core can be influenced by the code executed on other
cores. This constitutes an inter-core dependency as it does not exist for single-core processors.
This thesis addresses the problems of worst-case timing analysis in the presence of inter-core
interferences due to the implicit use of shared resources on multi-core processors. Additionally,
a mechanism that enables an efficient utilisation of resources to increase the average-case perfor-
mance is proposed. In terms of timing analysis the concept of interference-sensitive Worst-Case
Execution Time (isWCET) is proposed. It is based on an extended timing analysis to account for
resource interferences and a runtime resource usage enforcement to ensure hard deadline guaran-
tees. The offline analysis is used to determine upper bounds on execution times and resource usage
behaviour to define a static system configuration. On this basis, runtime resource usage enforce-
ment ensures that the assumptions made during analysis are met at runtime. Besides guaranteed
worst-case behaviour the average-case performance is a crucial factor to benefit over established
single-core processors. Hence, it is essential to efficiently utilise the parallel architecture features
of multi-core systems. Having this in mind, a Quality of Service (QoS) extension to the isWCET
concept is implemented. It enables the dynamic re-computation of the former static configuration,
based on the actual resource usage of applications during execution.
The evaluation of the isWCET concept and its QoS extension is based on the Freescale P4080,
a state of the art multi-core processor, and AbsInt’s well known timing analysis framework aiT.
The results reveal a reduction of the multi-core timing bound of up to 86.3% compared to a
straight forward approach. Further, the dynamic re-computation enables an increase of the pro-
cessor core utilisation from 0.5% to 99.9%, achieving a total system utilisation of up to 64.2%,
compared to 9.5% otherwise. The overall results prove the validity and the benefits of the isWCET
concept and its QoS extension. Furthermore, the evaluation illustrates the independence of the
approaches from underlying hardware, software and applied analysis techniques. The comparison
of the isWCET analysis to related approaches clearly illustrates its advantages. The isWCET
concept allows the independent analysis of in-parallel scheduled applications, enabling incremen-
tal development and certification. Further, the approaches allow the concurrent use of shared re-
sources without requiring per se resource privatisation and modifications to the applications or the
underlying hardware. Also, priorisation between applications can be avoided, which eases the ap-
plication mixed-criticality systems. Accordingly, the isWCET approach is considered a promising
alternative for deploying commercial multi-core processors in future safety-critical, hard real-time
systems.

Kurzzusammenfassung
Pu¨nktlichkeit ist wichtig. Dies trifft besonders auf Anwendungen im Bereich sicherheitskritischer
Echtzeitsysteme zu, da Menschenleben von ihrer Funktionstu¨chtigkeit abha¨ngen. Entsprechende
Anwendungen sind zum Beispiel in der Avionik- und Automobilindustrie zu finden. In diesen
Zweigen hat der rapide Fortschritt in der Mikroelektronik und die gesunkenen relativen Kosten
u¨ber die letzten Jahre zum vermehrten Einsatz von Fertigbauteilen, sogenannten COTS Kom-
ponenten gefu¨hrt. Als ein na¨chster Schritt werden Multi-core Prozessoren als Alternativen zu
etablierten Single-core Prozessoren in Betracht gezogen. Im Gegensatz zu Single-core Prozes-
soren ergeben sich durch den Einsatz von Multi-core Prozessoren jedoch Probleme im Hinblick auf
Vorhersagbarkeit und Analysierbarkeit, was den Nachweis zeitlicher Korrektheit und damit der
Systemsicherheit deutlich erschwert. Das Hauptproblem hierbei sind inha¨rente Abha¨ngigkeiten
zwischen Prozessorkernen, die durch die gemeinsame Nutzung von Ressourcen entstehen. Als
Folge dessen ko¨nnen die Ausfu¨hrungszeiten einzelner Instruktionen auf einem Kern durch die auf
anderen Kernen ausgefu¨hrten Programme beeinflusst werden. Damit ergibt sich eine Abha¨ngigkeit
wie sie fu¨r Single-core Prozessoren nicht gegeben ist.
In der vorliegenden Arbeit wird das Problem der Laufzeitanalyse von Multi-core Prozessoren
unter Beru¨cksichtigung von zeitlichen Abha¨ngigkeiten zwischen Prozessorkernen behandelt. Außer-
dem wird untersucht, wie im Kontext harter Echtzeitanforderungen eine effiziente Auslastung des
Gesamtsystems erreicht werden kann. Hierzu wird das Konzept der Interferenz-sensitiven Laufzei-
tanalyse (isWCET) vorgestellt. Das grundlegende isWCET Konzept basiert auf einer erweiterten
Laufzeitanalyse, welche zuna¨chst die Ressourcennutzung einzelner Anwendungen bestimmt und
auf deren Basis mo¨gliche Interferenzen bei der Berechnung oberer Schranken fu¨r die Gesamt-
laufzeit beru¨cksichtigt. Aus den bestimmten Laufzeit- und Ressourceninformationen wird eine
zuna¨chst statische Systemkonfiguration erstellt. Diese wird wa¨hrend der Ausfu¨hrung von einem,
im Rahmen der Arbeit entwickelten, Kontrollmechanismus u¨berwacht. Damit wird sichergestellt,
dass alle Annahmen, die zur Analyse notwendig sind, wa¨hrend der Ausfu¨hrung eingehalten werden.
Zusa¨tzlich zum isWCET Konzept wird eine QoS Erweiterung vorgestellt, welche eine dynamische
Anpassung der Systemkonfiguration auf Basis des tatsa¨chliches Systemfortschritts erlaubt.
Mit der Evaluierung werden schließlich die Vorteile, die durch den Einsatz der vorgestell-
ten Konzepte entstehen ermittelt. Die berechneten Schranken fu¨r Programmlaufzeiten ko¨nnen
um bis zu 86.3% reduziert werden, wa¨hrend die Prozessorkernauslastung maximal von 0.5%
auf 99.9% erho¨ht werden kann. Ebenso kann die Gesamtauslastung des Systems von 9.5% auf
64.2% gesteigert werden. Damit ko¨nnen sowohl die Vorteile, wie auch die Notwendigkeit der
vorgestellten Lo¨sungen unter Beweis gestellt werden. Neben den quantitativen Verbesserungen
werden außerdem die Unabha¨ngigkeit der Konzepte von eingesetzter Hard- und Software, sowie
Analysetechnik gezeigt. Im Vergleich zu verwandten Arbeiten sind die Hauptunterschiede die
Fa¨higkeit zur unabha¨ngigen Analyse von parallel ausgefu¨hrten Anwendungen und die Vermeidung
von Ressourcenprivatisierung. Damit werden die Anforderungen von inkrementeller Entwicklung
und Zertifizierung erfu¨llt und eine effizientere Nutzung von Ressourcen, als es bei einigen bekan-
nten Ansa¨tzen mo¨glich ist, erreicht. Außerdem wird nicht zwischen verschiedenen Anwendungen
priorisiert, was den Einsatz in gemischt kritischen Systemen erlaubt. Damit stellen die Konzepte
dieser Arbeit eine interessante Alternative zu bestehenden Lo¨sungen dar.
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1. Introduction
1.1. Motivation
Safety-critical systems are used in domains such as avionics, automotive and industrial control,
where human lives depend on their correct operation. Correct operation is often ensured via cer-
tification. Whereat, depending on the particular safety level applications need to be analysed in
various details. Often, the implementation of a specific system is split into smaller applications. In
order to form a complete system all applications need to be integrated. The temporal parametri-
sation usually relies on their worst-case performance in order to ensure safe operation even in
exceptional situations. In consequence, safety-critical systems are also real-time systems. While a
system consists of multiple applications, different applications may be implemented independently
from each other. This also includes, that modifications to one application shall not impact the
behaviour and analysis of other, unmodified applications. This concept is also called incremental
certification and development [Wilson and Preyssler (2008), RTCA (2005)]. In this context, the
term partitioning is commonly used to refer to the runtime separation of applications. Partitioning
comprises spatial and temporal aspects, including the separation of address spaces and bounding
of timing influences between applications. Therefore, all applied tools, such as the timing analysis
and also the runtime environment have to support these modular processes.
In recent years the development of safety-critical systems showed a trend towards increased
integration coupled with higher performance demands [Triquet (2012)]. The transition from host
processors towards System-on-Chip (SoC) designs increased system integration, while the deploy-
ment of Commercial Off-The-Shelf (COTS) components allowed significant performance advan-
tages. Considering further growing performance needs of applications and the integration of more
advanced functions, multi-core processors are the logical next evolutionary step [Reichenbach and
Wold (2010), EC (2012), Duranton et al. (2011)]. Unfortunately, SoC and multi-core designs as
well as the use of commercial components pose new and very different challenges with respect to
safe partitioning and certification [EASA (2011), Dasari et al. (2013), Fuchsen (2010), Kinnan
(2009)]. COTS processors are designed for average-case performance, e.g. integrating complex
execution pipelines and multi-level cache hierarchies, which often contradicts predictability. Ac-
cordingly, the EASA classified COTS components into simple, complex and highly complex, de-
pending on the feature set of the device [EASA (2011)]. Multi-core processors are considered as
highly complex due to the use of multiple processing units. Further, the design documentation of
COTS hardware often omits relevant implementation details to maintain the competitive advan-
tages of the vendors. For instance, design details of the interconnection between processing units,
main memory and peripheral interfaces are keep secret, since significant development efforts are
spent in their design. Unfortunately, detailed documentation is typically required for analysis and
certification [EASA (2011)]. The main concern with respect to SoC-designs is the high integration
level of the system. Usually, SoC platforms integrate a processor core, memory controllers and
peripheral devices within the same chip. This introduces additional sources of faults and potential
interactions between units. Beneath others, this increases the effort and complexity of certification
compared to host processor designs. Finally, multi-core architectures integrate multiple processing
units within the same chip, competing for shared resources and ultimately influencing each others
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temporal behaviour. In effect, the latencies of individual resource requests do no longer solely
depend on the analysed application. Instead, mutual interactions between applications running
on different cores need to be considered during timing analysis.
For single-core systems different processor contexts can be analysed, since context changes are
caused by the analysed application. Unknown context information, e.g. due to unknown initial
states, are usually covered by assumptions during analysis and respective runtime enforcements.
For example, the analysis might assume empty caches as the initial state, while the operating
system ensures this via cache flushes at each task switch. Single-core timing analysis is a research
topic since the late 1980s [Shaw (1989), Puschner and Koza (1989)]. Popular approaches are
static analysis and hybrid measurement-based approaches, cf. [Wilhelm et al. (2008)]. The
analysis precision constantly improved, from relatively simple architectures [Park and Shaw (1990),
Puschner and Schedl (1995), Puschner and Schedl (1997)] to complex architectures that include
features such as pipelines [Healy et al. (1999), Stappert et al. (2001)], branch predictors [Colin
and Puaut (2001), Li et al. (2005), Mitra et al. (2002), Colin and Puaut (2000)] and caches [Healy
et al. (1999), Arnold et al. (1994), Ramaprasad and Mueller (2005)].
Research of multi-core timing analysis is driven towards two directions firstly, the analysis of
parallelised applications and secondly, the analysis of multiple independent single-core applica-
tions scheduled on different cores. Likewise, different challenges are imposed. A focal point for
parallelised applications are synchronisation operations between parallel instances, as for instance
discussed in [Gerdes et al. (2012a), Gerdes et al. (2012b)]. The parallelisation shall not only
reduce the average-case, but also the worst-case execution time. On the other hand, the main
challenge for the analysis of independent applications scheduled on multi-core processors is the
analysis of shared resource interferences, as described above. In contrast to parallelised appli-
cations, the application code is not optimised for multi-core systems. Instead inter-application
interference increase instruction latencies in the worst-case. Hence, it is not expected to reduce
the Worst-Case Execution Time (WCET) bounds compared to single-core systems. In literature
four main approaches towards the analysis of independent applications on multi-core processors
are proposed: the application of execution models, joint analysis, analysed/controlled sharing and
dedicated hardware designs. The main drawbacks of these approaches are infeasible complexity
and scalability, assumptions that contradict the requirements of incremental development and
certification, per se resource privatisation, priorisation between applications contradicting the re-
quirements of mixed-criticality systems and the inapplicability of dedicated hardware for COTS
systems.
In summary, the problems related to COTS components and SoC-designs mainly increase the
effort and complexity of certification. On the other hand, concurrency issues due to multi-core
designs impact the predictability, which in turn affects temporal correctness and system safety.
As a consequence, the analysis of resource interferences is a crucial challenge for the deployment
of multi-core processors for real-time systems. Even though some approaches already address
this challenge, they do not sufficiently solve it. Accordingly, an alternative method to address
the analysis of inter-application interferences due to the resource sharing in multi-core systems
is proposed in this thesis. Therefor, the implications of COTS components, SoC-designs and
the requirements of safety-critical systems towards incremental development and certification and
mixed-criticality are considered.
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Within the thesis spatial partitioning is considered to be sufficiently solved for the deployment
of multi-core processors to safety-critical systems. Especially, since features such as Memory
Management Units (MMUs) and Input/Output MMUs (I/OMMUs) are not solely required by
safety-critical applications. Consequently, it is an objective of this work to implement a temporal
partitioning mechanism. An essential aspect of temporal partitioning is the worst-case timing and
resource analysis. Hence, the main focus is on bounding the WCET, considering non-determinism
in access delays due to the concurrent use of shared resources. Additional objectives are to allow
incremental analysis of applications without modifying the application binaries, requiring resource
privatisation or restricting the freedom of developers by additional coding guidelines. Furthermore,
all concepts shall be functionally and temporally transparent to applications. Meaning, neither
applications shall be able to control the partitioning nor suffer timing influences due to its existence.
To achieve these objective, the concept of the so-called interference-sensitive Worst-Case Execu-
tion Time (isWCET) analysis is introduced. It is targeted to compute execution time bounds for
independent applications scheduled on multi-core processors. Intuitively explained, the isWCET
concept separates core-local and shared resource timing analyses. The behaviour of applications
is abstracted as bounds for their WCET and resource usage. The non-determinism in access de-
lays is expressed as inter-application interferences, which are computed as the combination of the
resource analysis results of all in-parallel scheduled applications. The final isWCET bound of an
application consists of its core-local timing and the maximum delay due to inter-application in-
terferences. The offline analysis is complemented by runtime monitoring to enforce the computed
resource usage boundaries and ensure, that assumptions made during analysis are met during
execution.
While determining the worst-case behaviour of applications is essential to parametrise the sys-
tem, average-case performance is necessary to efficiently utilise the available resources. Therefore,
the basic isWCET concept is extended to determine the unused resources and assign them to
demanding applications. For that purpose, the capacity-extension concept is introduced. It allows
dynamic re-computations of the resource usage bounds, depending on the progress of in-parallel
scheduled applications. The concept is designed such, that timing and resource constraints of
other applications are not violated in order to retain hard real-time guarantees.
The proposed concepts are based on a generic multi-core architecture model, abstracting a
shared-memory system. The evaluation is based on the P4080, Freescale’s reference architecture
for the QorIQ Multi-Processor System-on-Chip (MPSoC) processor family. While the presented
concepts are generally valid for all kinds of shared resources, the implementation and evaluation
are targeted at shared main memories and the corresponding interconnect. To evaluate the basic
isWCET concept the effects on the worst-case timing bounds of applications are quantified. For
the evaluation of the capacity extension, the utilisation of the system and of individual cores
with and without the extension are investigated. Also the number of additional resource requests
is analysed. The core-local timing analysis is implemented based on the static timing analysis
framework, aiT from AbsInt, while the evaluation proves the applicability of measurement-based
approaches as well.
This thesis extends the state of the art in WCET analysis for multi-core processors. The main
contributions are outlined in the following:
I The proposed isWCET timing analysis method allows the computation of timing bounds
for applications that are scheduled in parallel on multi-core processors. Existing timing
analysis techniques are extended to additionally analyse the resource usage of applica-
tions. The maximum interference on shared resources can be bounded, combining the
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information on the resource usage of all applications. In contrast to related approaches,
interferences are bounded without requiring changes to the applications or the target
hardware. Further, instead of relying on per se resource privatisation, the use of par-
allel architecture features, such as multi-channel interconnects, is enabled, contrary to
enforcing resource privatisation to avoid any interferences. In consequence, the proposed
concept enables incremental development and certification, which is essential for indus-
trial applicability. Compared to commonly applied maximum-contention approaches, the
isWCET analysis reduces the resulting timing bounds.
II Based on the offline timing analysis a runtime resource usage enforcement mech-
anism is proposed, that ensures temporal isolation of applications. This is essential to
ensure, that assumptions which have been made during analysis are followed at runtime.
Additionally, the mechanism provides a, so-called safety-net, which is an design alternative
to ensure fault containment and increased system safety [Green et al. (2011)].
III Existing approaches for real-time systems often divide applications into critical and non-
critical. If multiple applications are executed in parallel, there is only one critical appli-
cation that is prioritized in case of conflicts. In contrast to such approaches, the proposed
timing analysis and runtime enforcement ensure equal guarantees for timing and resource
usage over all applications. This enables the integration of mixed-criticality task sets
and in general the parallel execution of multiple hard real-time tasks, which is another
essential property for industrial relevance.
IV Besides bounding the worst-case behaviour of applications this thesis also provides a
mechanism to increase the processor core and system utilisation. This enables the efficient
use of multi-core processors even if legacy applications are integrated without applying any
parallelisation. Due to the additional interferences on shared resources multi-core WCET
bounds of such unparallelised applications will always be greater or equal compared to
their single-core counterparts. Nevertheless, the proposed Quality of Service (QoS)
concept allows the efficient utilisation of multi-core processors, whereby multi-core systems
can take advantage over single-core systems, while maintaining hard deadline guarantees.
In summary, beyond the quantitative improvements with respect to reduced timing bounds and
increased system utilisation, the presented approaches shall maintain similar analysis complexity
than existing single-core techniques, while considering the specific requirements of mixed-criticality
systems and incremental development and certification.
1.3. Outline
The remainder of this thesis is structured as follows. In Chapter 2 essential background topics
addressed. This includes the domain of safety-critical applications, which is introduced on the
example of avionics concepts and standards. Further, since the partitioning concept is a commonly
accepted concept to implement separation of applications in different domains, it is described in
more details. Also, the state of the art in worst-case execution time analysis is summarised. The
briefly mentioned related approaches are discussed in Chapter 3. This also includes discussions
of their drawbacks with respect to the computation of multi-core execution time bounds and the
separation of applications. The main concepts of the isWCET analysis and runtime resource
usage enforcement are introduced in Chapter 4. Based on the concepts the implementation and
evaluation are presented in Chapters 5 and 6. The results and identified benefits and weaknesses
are discussed within Chapter 7. Chapter 8 summarises the thesis and outlines future work topics.
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The research area of safety-critical applications comprises different aspects, from top level system
design down to the implementation of individual applications. In order to further motivate the
work in this thesis the essential background areas are described in more details. Section 2.1 is
used to clarify some notations that are used throughout this thesis. In Section 2.2 the implications
of safety and certification on applications are described on the example of the aerospace domain,
and more specifically the avionics, the electronics of an airplane. However, similar definitions
and concepts are used in other safety-critical domains, e.g. automotive. The central concept of
partitioning is presented in Section 2.3 and afterwards the basics and state of the art in WCET
analysis are summarized in Section 2.4.
2.1. Terminology
Partition, Process and Thread: The notations of partition, process and thread have slightly dif-
ferent meanings depending on the domain and abstraction layer. For example, in General-
Purpose Operating Systems (GPOSs) such as Linux, a process is a management structure,
that, amongst others, defines a separate address space. This address space is shared between
all of a processes’ threads [Tanenbaum (2007)]. Whereas, a thread is the scheduling entity.
In today’s avionics systems, implemented against the ARINC 653 interface [ARINC (2003)],
the terms partition and process are defined. A partition defines an separate address space,
similar to a GPOS process. Beyond that, temporal isolation between partition is guaranteed
by separate time windows. The executable units within partitions are processes. Likewise
GPOS threads, all processes of a partition share the same address space and time window
[ARINC (2003)].
Throughout this thesis the notations of partition and process are used following the ARINC
653 standard. Whereas, the terms process and thread are used interchangeably to refer to an
executable scheduling entity.
Avionics Function and Application: The terms avionics functions and applications are used in-
terchangeably throughout this thesis to refer to a high-level system function, such as flight
control or passenger entertainment. Each application consists of one or more partitions. It is
important to note, that different applications might be implemented independently from each
other, realising incremental development and certification [Wilson and Preyssler (2008), RTCA
(2005)].
Network-on-Chip (NoC): To connect the processing cores of a multi-core processor and the ad-
ditional Input/Output (I/O) units in SoC-based designs, a chip interconnect is required. In
literature very different interconnect architectures are well known [Ungerer (1997)] and still
under research, e.g. bus- [Walter et al. (2008), Udipi et al. (2010)], ring- [Deslauriers et al.
(2006), Li-Guo et al. (2008)] and tree-based architectures [Matsutani et al. (2008), Matsutani
et al. (2009)]. Within this thesis the concrete architecture of the interconnection is out of
interest, hence using the general term NoC.
5
2. Background
2.2. Safety and Certification
The ultimate goal in civil aviation is the safe transportation of passengers. An aircrafts ability
“to be operated in flight and on the ground without significant hazard to aircrew, ground crew,
passengers or to third parties” [MMA (2010)] is defined as airworthiness. In other words, air-
worthiness describes whether an aircraft is worthy of safe flight. Safety, in turn, is defined as a
system property, that ensures the “absence of catastrophic consequences on the user(s) and the
environment” [Laprie et al. (2004)]. Ahead of the first flight of an airplane, both, airworthiness
and safety have to be verified by legal authorities. If the manufacturer can prove the adherence to
the authority’s regulations, the aircraft gets the certification for safe flight, permitting operational
use. The certification authorities for Europe and the United States of America are the European
Aviation Safety Agency (EASA) and the Federal Aviation Administration (FAA). Their respec-
tive regulations are called Joint Aviation Regulationss (JARs) and Federal Aviation Regulationss
(FARs), forming the legal bodies for certification. Based on the regulations industry standards
have been developed, e.g. for the system development process [SAE (2010)], the hardware life-
cycle process [RTCA (2000)] and the software life-cycle process [RTCA (2012)], cf. Figure 2.1 for
their respective relations. As long as the standards are accepted by the authority, it is sufficient
to prove adherence to the standards to achieve certification. The processes defined within these
standards are highly driven by requirements, traceability and documentation to seamlessly cover
the certification requirements.
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Figure 2.1.: Relations between avionics guideline documents, cf. [SAE (2010)].
The safety of airplanes is carefully assessed through accident statistics, for instance annual
safety reviews as in [EASA (2012)]. They include information such as the absolute numbers
of occurrences, location, severity and incident causes. Based on such statistics different safety
levels are defined, cf. Table I. Depending on the actual standard they are called differently, for
instance DO-178 [RTCA (2012)] uses software levels whereas DO-254 [RTCA (2000)] defines system
development assurance and hardware design assurance levels. Similar definitions of assurance levels
are used in other industry domains, e.g. the IEC 61508 [IEC (2010)] defines Safety Integrity Level
(SIL), and automotive industry uses Automotive Safety Integrity Level (ASIL), cf. [ISO (2011)].
Throughout this thesis the term Design Assurance Level (DAL) is used to refer to safety levels.
DALs are assigned per application, based on their failure probability, the impact of its failure
on higher level applications and implemented mitigation mechanisms to handle possible failures.
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As an example, the passenger notification system is from high criticality, since it is, for instance,
required to notify passengers in case of a fire. But, a megaphone as mitigation could decrease
the actual assurance level of the involved applications. Considering this, assurance levels are
derived from accident statistics as [EASA (2012)] and empirically based on pilot experience and
previous aircrafts. Table I summarizes safety levels as they are defined in [SAE (2010), RTCA
(2012), RTCA (2000), SAE (1996)].
Table I.: Safety level definitions according to [SAE (2010), RTCA (2012), RTCA (2000), SAE
(1996)].
DAL
[RTCA (2012)],
[RTCA (2000)]
A B C D E
Severity
[SAE (2010)]
Catastrophic Hazardous Major Minor No Effect
Probability
[SAE (1996)]
< 10−9 < 10−7 < 10−5 < 1 -
Effect on
Passenger
Multiple
Fatalities
Serious of
Fatal Injury to
Small Number
of Persons
Physical
Distress,
Possibly
Including
Injuries
Physical
Discomfort
None
Application
Example
Breaks,
Steering,
Navigation
Smoke
Detection
Passenger
Notification
Cabin
Illumination
Floor
Heater
Naturally, the higher the assurance level, the higher the effort that has to be put in design,
implementation, verification and testing. For instance, DO-178C [RTCA (2012)], concerned with
the software in an aircraft, defines the following code coverage metrics for software verification:
Requirements Coverage: Every high- and low-level software requirement is implemented. Whereas,
high-level requirements are derived from “system requirements, safety-related requirements,
and system architecture” [RTCA (2012)]. Low-level requirements are derived from “high-level
requirements, derived requirements, and design constraints from which Source Code can be
directly implemented without further information” [RTCA (2012)].
Statement Coverage (SC): “Every statement in the program has been invoked at least once”
[RTCA (2012)].
Decision Coverage (DC): “Every point of entry and exit in the program has been invoked at least
once and every decision in the program has taken on all possible outcomes at least once” [RTCA
(2012)].
Modified Condition/Decision Coverage (MC/DC): “Every point of entry and exit in the pro-
gram has been invoked at least once, every condition in a decision in the program has taken all
possible outcomes at least once, every decision in the program has taken all possible outcomes
at least once, and each condition in a decision has been shown to independently affect that
decision’s outcome. A condition is shown to independently affect a decision’s outcome by: (1)
varying just that condition while holding fixed all other possible conditions, or (2) varying just
that condition while holding fixed all other possible conditions that could affect the outcome”
[RTCA (2012)]. [Hayhurst et al. (2001)] provides a detailed description of different coverage
metrics, including practical examples on MC/DC.
Considering the verification effort, MC/DC poses the most stringent requirements. Accordingly,
Table II shows the relation between an applications’ DAL, the required software coverage, and the
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considered cost impact.
Table II.: Relation between DAL and required software coverage metrics as defined by [RTCA
(2012)] Table A-7, and associated costs, cf. [HighRely (2009)].
DAL A B C D E
Coverage DAL B +
MC/DC
DAL C + DC DAL D + SC Requirements
Coverage
-
Costs DAL B + 5% DAL C + 15% DAL D + 30% DAL E + 5% -
As can be seen in Table II, the higher the assurance level, the higher the coverage requirements
and associated costs. Besides increased costs, higher coverage requirements also entail different
assumptions on the behaviour of applications. For example, the probability for DAL-A applications
to behave as expected is much higher than for DAL-D applications. Hence, more intensive runtime
control mechanisms might be required for the latter.
In essence, this section briefly described the relation between safe operation of an airplane
and certification requirements. Also the categorisation into DAL and the different associated
efforts and assumptions have been presented. It is crucial to understand the requirements driven
nature of all processes. It is also important to remember, that every part of an aircraft system
has to pass certification. Respectively, certification poses different requirements the development
and verification of applications, depending on their DAL. In the context of this thesis timing
requirements and analysability of applications are from special concern.
2.3. The Partitioning Concept
2.3.1. Avionics Architecture Evolution
The goals and requirements of partitioning are best explained by the evolution of avionics archi-
tectures over recent decades, changing from fully, physically separated systems towards integrated
platforms.
In the past, avionic systems have been implemented following a federated design [Watkins and
Walter (2007)]. Each avionics function, e.g. flight control or cabin pressure management, has been
implemented on self-contained modules referred to as Line Replaceable Modules (LRMs). Each
LRM contained a processor unit, memory and peripheral interfaces, cf. Figure 2.2(a). Likewise,
separate power supplies were required. The design often consisted of a COTS host processor
and custom designed bridges and I/O interfaces. Beneath others, custom bridges allowed the
manufacturer to detect and handle processor malfunctions and mitigate errate. This enabled the
use of commercial processors even if their design and manufacturing processes did not match
certification requirements.
Today’s avionics systems are often designed according to the Integrated Modular Avionics (IMA)
concept, which is defined in [RTCA (2005)]. It has been introduced in order to reduce the Space,
Weight and Power (SWaP) requirements of the avionics system and the fuel consumption of the
airplane [Wilson and Preyssler (2008), Prisaznuk (1992)]. Instead of dedicated LRMs per applica-
tion, IMA architectures implement certain basic components that are shared between applications,
e.g. power supply, core processor or standard I/O modules [RTCA (2005), Prisaznuk (1992)]. The
IMA concept also enabled mixed-criticality systems, which integrated multiple functions of differ-
ent DAL on the same LRM. In consequence, the tighter integration and potential interferences
between applications of different DAL poses additional isolation requirements. To ensure similar
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separation than between functions on a federated architecture the partitioning concept, discussed
later in this section, has been introduced. In conjunction with the increased system integration
also more integrated SoC processor elements are deployed as main computing units. In contrast
to host processors, SoCs already include bridges, memory controller and common I/O interfaces,
cf. Figure 2.2(b). Hence, it is no longer possible to mitigate malfunctions of the processor within
a custom bridge. In consequence SoC-based systems pose additional challenges for certification
[EASA (2011), Kinnan (2009)].
Following the trend towards increased integration the next evolutionary step are multi-core
processors and MPSoCs as shown in Figure 2.2(c). In addition to integrated bridges and I/O
interfaces, MPSoCs consist of multiple processing cores and some kind of interconnecting NoC. As
discussed in Chapter 1, this further complicates separation of applications due to non-deterministic
access latencies and unknown NoC design.
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Figure 2.2.: Processing unit design for avionics systems throughout history.
Considering the architectural evolution depicted in Figures 2.2(a) to 2.2(c), it can be seen that
increasingly more COTS components are utilised. Even though this can reduce development costs
and increase performance, it also withdraws the possibility to mitigate malfunctions in relatively
simple, custom designed elements, developed according to certification requirements.
2.3.2. Partitioning in Avionics Systems
As mentioned, the partitioning concept has been introduced in conjunction with the IMA archi-
tecture. Its purpose is to ensure the same level of separation between applications on an IMA
system as on former federated platforms in order to avoid any unindented influences. Equivalently,
Rushby defined the gold standard for partitioning as follows: “A partitioned system should provide
fault containment equivalent to an idealized system in which each partition is allocated an inde-
pendent processor and associated peripherals and all inter-partition communications are carried
on dedicated lines” [Rushby (2000)].
The following description is based on the ARINC 653 [ARINC (2003)] avionics standard. It
defines the interface between applications and the operating system layer in an IMA system.
Similar concepts can be found in the AUTOSAR standard for the automotive industry [AUTOSAR
(2013)].
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Partitioning is a concept for spatial and temporal isolation of applications. Applications are
abstracted to partitions. By definition partitions are functionally separated entities such, that no
partition can influence another partition in spatial or temporal domain. Id est, a partition cannot
access another partitions’ memory space nor influence its timing. This also includes fault con-
tainment, i.e. a fault of one partition does not cross partition boundaries. A so-called Separation
Kernel (SK) is used to enforce partitioning at runtime. According to [Rushby (1981)] “the task
of a separation kernel is to create an environment which is indistinguishable from that provided
by a physically distributed system”. Even though Rushby defined SK for security purposes the
definition similarly applies to safety-critical systems.
Beneath the functional aspects of partitioning, it is also required to enable incremental develop-
ment and certification. This is especially required if partitions are developed by different suppliers.
Figure 2.3 shows an abstracted view of a partitioned system. As described, the SK abstracts the
hardware and provides isolated environments for each partition.
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Figure 2.3.: The partitioning concept.
Spatial Partitioning
Spatial partitioning covers the separation of address spaces and the assignment of peripheral de-
vices to partitions [Rushby (2000)]. Although address space separation can be implemented in
software, it is commonly based on hardware acceleration by Memory Protection Units (MPUs)
or MMUs. The functionality of an MPU allows the definition of memory spaces that a partition
is allowed to access. Each access is checked for permission, once an access is outside the defined
range an exception is raced, signaling the violation to the SK. Additionally, MMUs allow address
translation from virtual to physical addresses. This enables the use of the same virtual addresses
by multiple partitions. The SK is responsible to configure MPU/MMU and handle the related
exceptions. The mapping from partitions to address spaces can either be defined statically or de-
termined at runtime. Similar functionality is provided for I/O devices by the means of I/OMMUs.
They prevent Direct Memory Access (DMA)-capable peripherals from accessing addresses outside
a defined range, e.g. to avoid one partition to indirectly access another’s partition memory by
using DMA transfers. The assignment from I/O devices to partitions is generally handled via
devices drivers, either according to a static system configuration or on demand in dynamic sys-
tems. To avoid the overhead of driver abstractions, self-virtualising devices have been introduced,
cf. [PCI-SIG (2007), Liu (2010)]. Beneath others, this allows the direct access of partitions to
a subset of the registers and memory of I/O devices. Obviously, it has to be ensured, that the
implementation does not allow a partition to violate the system safety by directly controlling I/O
devices,
Transitioning from single-core to multi-core processors does not pose conceptually new chal-
lenges to spatial separation. Nevertheless, additional design questions arise. The most dominant
question is the assignment between partitions and processing cores. [Tanenbaum (2007)], beneath
others, defines two assignment schemes. The first scheme allocates separate memory spaces for
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each core with a private copy of the operating system. Although Tanenbaum did not term it
specifically, but today this is commonly known as Asymmetric Multiprocessing (AMP) system.
For the second scheme, names Symmetric Multiprocessing (SMP), all cores share a single operating
system copy. Transferring those definitions to partitioned environments leads to the following: In
AMP systems each partition is assigned to a single core, with a separate SK instance controlling
it, cf. Figure 2.4(a). Accordingly, SMP systems allow any partition to be executed on any core,
while all cores are controlled by a single SK instance, cf. Figure 2.4(b). In addition to AMP and
SMP some operating system suppliers define a third scheme called Bound Multiprocessing (BMP).
According to [QNX (2013)], BMP allows to specify a processor core affinity, to define a range of
cores that a partition is allowed to be scheduled on, cf. Figure 2.4(c). Since BMP is only a special
case of SMP it is not further considered. The scheduling boundaries in Figures 2.4 illustrate the
assignment between partitions and cores.
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Figure 2.4.: Comparison of AMP, SMP and BMP processor core assignment schemes. Scheduling
boundaries illustrate the assignment between partitions pi, SK instances and cores.
Further research areas, beneath processor core assignment schemes, are for instance different
MPU and MMU implementations, cf. [Hattendorf et al. (2012)], and virtualisation techniques for
peripheral devices [Willmann et al. (2007), Liu (2010), Mu¨nch et al. (2014)].
Throughout this thesis spatial partitioning is assumed to be sufficiently solved, since it is not
solely required by safety-critical systems.
Temporal Partitioning
The mechanism of temporal partitioning ensures the decoupling of partitions’ timing behaviour,
i.e. the execution of one partition does not influence the timing of any other partition [Rushby
(2000)]. For instance, a deadline violation of one partition does not have any effect on other
partitions.
In single-core systems, temporal partitioning is implemented via time multiplexing, where each
partition gets a certain interval for execution. During that time no other partition is active. The
activation and suspension of partitions is controlled by a scheduling algorithm. Depending on the
nature of the system, either online/dynamic or offline/static scheduling techniques can be used.
In general online scheduling can react more flexibly on (dynamic) events, whereas the sequence
and time of execution is pre-determined for offline scheduling. Consequently, online scheduling
requires more runtime overhead in favor of flexibility. Popular scheduling algorithms for real-time
systems are Rate-Monotonic Scheduling (RMS) and Earliest Deadline First (EDF), cf. [Liu and
Layland (1973)]
The ARINC 653 standard defines a cyclic scheduling scheme with statically defined time windows
for each partition. A partition is characterized with its period, duration and offset relative to the
start of the scheduling cycle. Consequently, the deadline of a partition instance is constituted
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by its relative activation point and duration. The period of a partition depends on the system
functionality, its duration needs to be bounded via timing analysis and the offset into the scheduling
cycle is calculated during system integration. The length of the scheduling cycle is called major
time frame. It is defined as “a multiple of the least common multiple of all partition periods”
[ARINC (2003)]. The sequence of partitions within the major time frame is defined statically.
At runtime this sequence is repeated cyclically. Temporal partitioning is ensured by suspending
partitions that reach their deadline. For illustration, Table III defines four partitions with their
period, execution time and offset to the beginning of the major time frame. Figure 2.5 shows the
respective sequence of partitions.
Table III.: ARINC 653 exemplary configuration for four partitions.
Partition Offset Duration Period
p0 0 10 40
p1 10 20 80
p2 30 10 80
p3 130 30 160
Major Time Frame 160
p0
10050 150
Major Time Frame (160)
p1 p2 p0 p0 p1 p2 p0 p3
Figure 2.5.: Example for ARINC 653 major time frame with four partitions, according to the
configuration shown in Table III.
Besides the execution of the partitions, major issues for temporal partitioning in single-core
processors are interrupt handling and the use of DMA transfers. The issues can be summarized
as follows, a more detailed description can be found in [Littlefield-Lawwill and Kinnan (2008)].
Interrupts are external events that redirect the processor control flow to the Interrupt Service
Routine (ISR). Hence, the time used for interrupt handling is taken from time window of the
active partition. This is no issue as long as this is considered during timing analysis. But,
temporal partitioning is violated once interrupts, dedicated to another than the active partition
occur. Hence, usually non-deterministic interrupts are disabled in IMA systems. Only periodic
interrupts, such as timers, are used. Unfortunately, interrupts are often required for efficient device
interaction. Otherwise polling implementations need to be used, which are likely to reduce the
achieved bandwidth due to additional software interaction.
Besides interrupts, the use of DMA transfers or DMA-capable devices can violate temporal
partitioning. DMA engines can issue memory accesses independently from the processor, possibly
causing collisions on, or fully block the memory interconnect. This is, similar to interrupts, no
issue for temporal partitioning as long as the DMA transfers belong to the active partition. A
partition violation exists, once a DMA operation is in progress that has been triggered by another
than the active partition. Hence, it has to be ensured that all issued DMA transfers can be finished
within the time window of the issuing partition. Corresponding implementations are for instance
based on adequate driver abstractions or dedicated I/O partitions.
As already discussed in Chapter 1.1, multi-core processors introduce true parallel execution
via multiple processing cores. With respect to temporal partitioning they cause similar problems
than DMA-capable devices. Whereas, they can not be handled in device drivers or separate I/O
partitions. Regarding incremental development, it is most likely that partitions running in parallel
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are developed by different suppliers, hence the introduced interferences are generally unknown. As
long as such interferences are not fully avoided by complete separation of partitions, e.g. through
serialisation of shared resource requests, the need to be accounted differently. For that reasons,
the definition of temporal partitioning is relaxed within this thesis in a sense, that temporal
partitioning does not provide full isolation of the temporal behaviour of partitions, but instead
guarantees a bounded influence.
In summary, partitioning is an essential property of avionics systems. As discussed spatial
separation is considered to be solved for single- and multi-core processors. Temporal partitioning
on the other hand requires additional effort in order to solve the question of unknown shared
resource interferences between processing cores and I/O devices. Hence, an approach for timing
analysis, enabling temporal isolation on multi-core processors, is proposed within this thesis.
2.4. Worst-Case Execution Time Analysis
Timing analysis is essential for the design of real-time systems. Especially the computation of
WCET bounds is obligatory to schedule applications such, that all of them meet their deadline.
The resulting execution time bounds are required to safely upper bound the applications WCET.
Furthermore, the analysis results should be as close to the real WCET as possible. This is
also referred to as tightness of the analysis. Figure 2.6 depicts the basic terminology for timing
analysis related to potential program executions. The black graph shows all theoretically possible
executions, while the white graphs represent the observable executions. The minimal and maximal
Observed Execution Times (OETs) limit the measured executions. Correspondingly, the Best-Case
Execution Time (BCET) and WCET bound the possible application behaviour to the lower and
upper end. The bounds computed during timing analysis are shown as lower and upper timing
bounds. Naturally, the lower bound is smaller than the BCET and the upper bound is higher than
the WCET, since they are both required to safely bound the best-case and worst-case behaviour,
respectively. The interval between lower and upper timing bound is named timing predictability
of an application or computing architecture. It quantifies the predictability of a given computing
architecture or application. The tightness of an analysis is defined as the difference between the
computed timing bound and the BCET/WCET, respectively. The smaller the difference, the
tighter the timing bound, the higher the difference, the larger the underestimation for best-case
and overestimation for worst-case analysis. An inherent problem of timing analysis is to quantify
the tightness of an analysis, even though tightness is clearly defined. According to the halting
problem [Turing (1936), Davis (1958)], it is impossible to formulate an algorithm, that can decide
whether a program terminates for arbitrary input data. Likewise, it is not possible to calculate
its execution time. Consequently, BCET and WCET are theoretical, but in general unknown
bounds. To, nevertheless quantify the tightness of a timing analysis it is common practice to
compare observed and analysed timing bounds [Souyris et al. (2005), Thesing et al. (2003)].
Since this thesis targets worst-case timing analysis only upper timing bounds are discussed in the
remainder.
First approaches in WCET analysis have been presented in the late 1980s [Shaw (1989), Puschner
and Koza (1989)]. The relatively simple processor architectures allowed to determine the execution
time of single instructions via the processor manual. Today’s processor architectures are consid-
erably more complex, including multi-stage pipelines, branch predictors and multi-level memory
hierarchies. In effect the timing of an individual instruction does no longer solely depend on that
instruction. Rather, it depends on previously executed instructions and their changes to the pro-
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Figure 2.6.: Timing analysis terminology, cf. [Wilhelm et al. (2008)].
cessor’s internal state. Hence, in modern architectures, a single instruction cannot be analysed
in isolation, instead its mutual dependencies with other instructions have to be considered. This
is also know as execution history dependence [Wilhelm et al. (2008)]. Without disrespecting the
variety of individual approaches, three approaches are commonly applied nowadays: end-to-end
measurement, static analysis and hybrid measurement-based analysis. For end-to-end measure-
ments the input parameters of an application are chosen such, that worst-case behaviour is trig-
gered. The execution time is measured for the whole application or for specifically interesting
functions, deriving a distribution of observed execution times, as shown in Figure 2.6. In contrast
static and hybrid approaches are based on detailed analysis of application and target architecture.
Corresponding implementations realize a more or less standard architecture for timing analysis as
described in details in the following and referred to throughout this thesis.
2.4.1. Architecture for Timing Analysis
Modern timing analysis accommodate the fact that the execution time of an application depends
on the application, its input data and the target computing platform. Hence the analysis is split
into phases to analyse the program flow, the characteristics and implementation details of the
target architecture and the final computation of the execution time bound. Over time the quasi
standard architecture, as shown in Figure 2.7, has evolved.
Control Flow Construction and Analysis
The control flow analysis consists of two steps, the control flow construction and control flow
analysis. They are based on the application binary and/or source code representation.
During the control flow construction a control flow representation, e.g. Control Flow Graph
(CFG) or Abstract Syntax Tree (AST), of the application is generated. This representation con-
tains a superset of all possible execution paths. In the following only CFGs are considered. A
CFG is a directed graph G = (V,E). With V being the set of all nodes within G, where each
node represents a basic block. A basic block is defined as a sequential block of instructions with
only one entrance and exit point [Allen (1970)]. The edges E in G indicate control flows from the
source to the target basic block [Allen (1970)]. Often, two special basic blocks are used as entry
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Figure 2.7.: Quasi standard architecture for timing analysis.
and exit nodes in the CFG. A path through the CFG is a sequence of nodes and edges from the
entry to the exit node. Subsets of the CFG, which do not start at the entry or end at the exit
node are called sub-paths. Listing 2.1 and Figure 2.8 depict an exemplary source code snipped
and the respective CFG.
1 // ba s i c b lock 0 l i n e s [ 2 , 4 ]
2 int x ;
3
4 i f ( a == b)
5 // ba s i c b lock 1 l i n e 6
6 x = 2 ;
7 else
8 // ba s i c b lock 2 l i n e 9
9 x = 3 ;
10
11 // ba s i c b lock 3 l i n e s [ 1 2 , 13 ]
12 do{
13 i f ( a > b)
14 // ba s i c b lock 4 l i n e 15
15 i−−;
16 else
17 // ba s i c b lock 5 l i n e 18
18 i ++;
19
20 // ba s i c b lock 6 l i n e s [ 2 1 , 22 ]
21 x−−;
22 }while ( x > 0) ;
Listing 2.1: CFG example - code snippet.
Basic
Block0
Entry
Exit
loop_max = 3
Infeasible Path
Basic
Block1
Basic
Block2
Basic
Block3
Basic
Block4
Basic
Block5
Basic
Block6
Figure 2.8.: CFG corresponding to
Listing 2.1.
During control flow analysis the program control and data flow is analysed to identify so-called
flow facts [Engblom and Ermedahl (2000), Stappert et al. (2001)], as well as infeasible paths [Park
(1993), Suhendra et al. (2006)]. Flow facts, for instance contain execution frequencies of paths
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and sub-paths, loop bounds, depths of recursive function calls, and relations between different
paths and sub-paths. The information acquired during control flow analysis are annotated to the
CFG. Figure 2.8 shows an annotated loop bound and an infeasible path due to contradicting con-
ditions for basic block1 and basic block4, i.e. if basic block1 is executed basic block4 will never be
executed, hence the path entry → basic block0 → basic block1 → basic block3 → basic block4 →
basic block6 → exit will never occur during execution.
This first phase of timing analysis is similar for static and hybrid approaches.
Micro-Architecture Analysis
The micro-architecture analysis is performed to annotate upper bounds for execution the time
of each basic block within the CFG. As mentioned above, previous, relatively simple processor
architectures could be analysed solely with the instruction execution times given in the processor
manual. Hence, the timing of different basic blocks could be calculated independently and the
execution time for a sequence of basic blocks is constituted by the sum over the respective basic
blocks. Hence, the execution time bound (t0,1) for the sub-path basic block0 → basic block1
has been calculated as t0,1 = t0 + t1. Unfortunately, this is no longer a valid approach for
today’s processor architectures. Due to the instruction history dependence, the execution time of
the paths basic block0 → basic block1 and basic block1 → basic block0 could be very different,
whereas they would have been equal for simple architectures. Nowadays, history dependence is
covered by context sensitive computation of execution times. The context is an abstract processor
state containing all relevant architecture features. Whether a feature is relevant or not depends
on the level of abstraction that is used for analysis. Context changes are analysed for each basic
block, i.e. in the above example basic block0 → basic block1, the execution time for basic block1
is analysed in the context established by basic block0. In consequence, each basic block gets an
execution annotation for each context in which it might be executed.
The micro-architecture analysis is performed differently by static and hybrid approaches. Static
analysis techniques are based on a model of the target hardware, while hybrid approaches use
execution times measured on the target hardware.
The model for static analysis is more or less complex, depending on the applied abstraction. It
directly influences the tightness as well as the complexity of the architecture analysis. For instance,
if caches are modeled each access is classified either as cache hit, miss or unknown, which might
also differ depending on the context they are executed in. This is obviously more complex than
assuming every access to be a cache miss. On the other hand, considering the execution time, such
abstraction can result in huge deviations between computed bound and real WCET since cache
and memory access times differ in order of magnitudes. Beneath the hardware also the input data
are abstracted in order to cover a superset of all possible execution paths. If the abstracted model
is correct static timing analysis computes safe upper bounds for application’s WCET.
On the other hand, hybrid approaches have the advantage of the real hardware, eliminating
the necessity for abstraction. The execution time of basic blocks or sequences of basic blocks are
measured while the input data are chosen to trigger worst-case behaviour. History dependence is
accounted through triggering the execution of basic blocks under various contexts by altering the
input data, forcing specific execution paths. The main issue for this approach is to gain sufficient
coverage in terms of input data and measured paths through the application. Considering the
variability of input data and complexity of applications it is not possible to gain full coverage, i.e.
the computed execution time bounds cannot be proven to safely upper bound the WCET.
Beneath static and hybrid analyses a new technique emerged in the last years, called probabilistic
timing analysis [Burns and Edgar (2001), Bernat et al. (2002), Bernat et al. (2003)]. Instead of
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fixed execution time bounds per basic block, execution time distributions are annotated. Therefor,
random arbitration and replacement schemes are assumed, instead of the traditional strategies.
For instance, instead of Least Recently Used (LRU) cache replacement it is assumed, that each
cache line is selected with the same probability for eviction every time. This is required in order to
be able to assume equal distribution and independence of events [Petters (2002)]. A comparison of
random and LRU cache replacement strategies revealed, that the LRU provides higher performance
than random, even though requiring increasing computing complexity [Gallo et al. (2012)]. As
commercial hardware is generally targeted towards average-case performance, it is questionable
whether random arbitration and replacement schemes will be implemented in COTS devices.
As the focus of this thesis is on COTS components probabilistic timing analysis is not further
considered.
Path Analysis
The final phase of timing analysis is the path analysis. Based on the CFG, the annotated flow
facts and the basic block timings a bound for the WCET and one or more corresponding paths
are computed. In literature different approaches have been proposed, among others tree-based
[Puschner and Koza (1989), Chapman (1994), Lim et al. (1995), Colin et al. (2002), Betts (2010)],
path-based [Healy and Whalley (1999), Stappert et al. (2001)] and Implicit Path Enumeration
Technique (IPET)-based [Engblom and Ermedahl (2000), Puschner and Schedl (1995), Li and
Malik (1995), Ferdinand et al. (1997)] algorithms.
Tree-based approaches rely on ASTs as control flow representation. A corresponding timing
schema defines how the execution time of a sequence of nodes is calculated, depending on the
relation between them. For instance if two nodes constitute the if and else branch of an alternative,
the resulting execution time is the maximum over their execution times. Although tree-based
approaches are relatively simple, they cannot consider data acquired during control flow analysis
[Betts (2010)] (p. 133).
Path-based algorithms explicitly traverse through the CFG to find the longest path. Whereas
IPET algorithms either formulate the problem as an Integer Linear Program (ILP) or Constrained
Program (CP) accounting for the flow facts.
2.4.2. Overestimation of Execution Times
As discussed, one of the goals of timing analysis is to safely upper bound the WCET. By design
only static timing analysis can be proven to fulfil this requirement. Nevertheless, depending on
how execution times are measured, also hybrid approach might overestimate the WCET, i.e. the
computed upper timing bound is larger than the actual WCET. For example, if the execution
times of the basic blocks that contribute to the longest path are measured with different input
data and contexts the resulting bound is calculated based on timings that might never be observed
in this particular combination during real execution. As explained, this cannot be proven for the
general case.
Independent of the individual reason, overestimation of WCETs is a major concern for the
efficiency of real-time embedded systems. Since computed bounds are used during scheduling
to assign processor time to the applications assigned but practically unused time results in idle
cycles and reduced utilisation. In order to increase the tightness of an analysis it is important to
understand the possible sources of overestimation, summarized as follows:
Unknown Hardware and Application Context: They mainly arise due to the complexity of com-
puting architectures and applications. For instance, application code complicates analysis by
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using computed branches and indirect addressing, whose final targets cannot be resolved during
analysis. Also input parameter dependencies cannot be resolved without manual annotation.
This can, for example lead to analysed program paths, that are not feasible during real ex-
ecution. Since static timing analyses uses a model of the target architecture, history-based
features, such as caches or branch prediction are additional sources that introduce large con-
text search spaces. Refer to [Wilhelm et al. (2008), Wilhelm et al. (2009), Cullmann et al.
(2010)] for further details.
Analyses Inadequacy and Abstraction: For reasons of complexity the analysis needs to abstract
the behaviour of application and architecture [Wilhelm et al. (2008)]. Depending on the accu-
racy of those abstractions some details, e.g. border cases that would speedup execution, might
not be modeled. Hence the resulting timing bound will overestimate the WCET. Furthermore,
the different contexts created during analysis need to be abstracted, allowing the trade-off
between analysis time and accuracy.
Undetailed Documentation: Correct and complete documentation is an essential requirement to
create an architecture model that adequately represents the target platform. Unfortunately,
arbitration and replacement policies are not necessarily documented in full details, e.g. such
that optimisations are not fully described or that documentation differs from the actual silicon.
For instance, Atanassov et al. [Atanassov et al. (2001)] observed differences between the timing
formulae reported in the manual and those of the real hardware for an Infineon C167 processor.
2.4.3. Timing Composability and Anomalies
“A system is said to be composable with respect to a specific property if the system integration will
not invalidate this property once the property has been established at the subsystem level” [Kopetz
(1997)]. In timing analysis composability is required once divide-and-conquer approaches are
used, e.g. if different the micro-architectural analysis and path analysis are performed separately
to reduce analysis complexity [Theiling and Ferdinand (1998), Theiling et al. (2000)]. After the
individual analyses have been performed the results need to be combined to calculate the final
WCET bound. This combination of results is done via a composition operation. Therefore, the
compositionality of the sub-results is inherently assumed. Considering separate cache and pipeline
analyses for a basic block this applies as follows: During pipeline analysis it is determined which
instructions utilise which pipeline stages and cache analysis classifies memory access as cache hit,
miss or unknown. Afterwards the cache information are used to determine the memory access
latencies, while the required cycles through the pipeline are calculated based on the pipeline
information. The combination of both analyses constitutes the WCET bound of the basic block.
Composability is further required when combining bounds of different basic blocks to calculate
the timing bound of an execution path.
Unfortunately, so-called timing anomalies violate the assumption of timing composability. In-
formally described, timing anomalies are counter-intuitive timing behaviours, where the local
worst-case does not constitute the global worst-case, e.g. a cache miss, generally the local worst-
case, leading to shorter execution time than a cache hit. In effect, both cases need to be considered
during analysis, which drastically increases the search space and hence the complexity of the anal-
ysis. Figure 2.9 shows an exemplary case with 4 instructions, A to D, that are scheduled on two
processor resources, r0 and r1. Each diagram shows the number cycles that an instruction occu-
pies a resource. Arrows below the x-axis indicate the cycle at which an instruction is ready for
execution. The respective constraints are summarized in Table IV. Arrows between instructions il-
lustrate data dependencies. A corresponding code sequence is shown in Listing 2.2. Figure 2.9(a)
depicts the timing behaviour in the case of a cache hit. Figure 2.9(b) depicts the cache miss
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case, with instruction A being extended by 2 cycles due to the miss. As can be seen, the overall
execution of the sequence is decreased by 1 cycle in case of the cache miss instead of being delayed.
lwz r1 , 0x0 ( r2 ) // A
addi r1 , r1 , 0x4 // B
sub r3 , r4 , 0x1 // C
stw r3 , 0x40 ( r31 ) // D
Listing 2.2: Cache hit/mis anomaly
- code snippet.
Table IV.: Cache hit/miss anomaly - constraints.
Instruction Resource Ready Cycle Depends On
A r0 0 -
B r1 1 A
C r0 4 -
D r1 5 C
A
B C
D
A B C D
0 5 10 cycles
r0
r1
(a) cache hit
A B C D
A
C B
D
0 5 10 cycles
r0
r1
(b) cache miss
Figure 2.9.: Cache hit/miss anomaly - timing behaviour, cf. [Wenzel et al. (2005)].
Over the years timing anomalies have been studied in several publications. They have first been
mentioned in the context of timing analysis by [Lundqvist and Stenstro¨m (1999)] and later by
[Engblom and Jonsson (2002)]. The authors of both publications state, that timing anomalies can
only appear if out-of-order resources are utilised. Hence in-order architectures are considered to be
anomaly free. This assumption is proven wrong by [Wenzel et al. (2005)], who present examples for
timing anomalies in architectures that solely consist of in-order resources. They identify in-order
resources with overlapping, but not equal, abilities to also suffer timing anomalies. The reason
being, are resource allocation decisions that result in a different resource utilisation for the same
sequence of instructions, if the latency of one of those instructions is varied. The authors formulate
this as the resource allocation criterion. The final conclusion states, that timing anomalies are
absent in architectures which do not allow resource allocation decisions. Based on the rather
informal definitions of previous work, the [Reineke et al. (2006)] present a formal definition of
timing anomalies: “A hardware model exhibits timing anomalies, if there exists a program P with
a finite sequence σ through P , and a non-local worst-case path pi ∈ Π such, that |pi| > |pi′| for all
local worst-case paths pi′ ∈ Π” with Π being the set of all micro-architectural paths corresponding
to the sequence of instructions σ through P . In cases where the effect of a timing anomaly cannot
be bounded, it is called a domino effect [Lundqvist and Stenstro¨m (1999)].
Based on the presence of timing anomalies [Wilhelm et al. (2009)] propose a classification of
computing architectures and their respective timing models as follows:
Fully Timing Compositional Architecture: This architectures/models do not suffer timing anoma-
lies. Hence timing analysis can rely on local worst-case decisions to produce safe timing bounds.
For instance, if a cache access is not safely classified as hit or miss, it is safe to only follow the
path that results from a cache miss.
Compositional Architecture: This kind of architectures/models exhibit timing anomalies but no
domino effects. In general, timing analysis has to consider all possible execution paths but some
trade-offs between precision and analysis complexity are possible. Considering the undecided
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cache access, generally both, the hit and the miss path have to be considered. But, since
the potential effect of a timing anomaly is bounded, it is sufficient to only follow the local
worst-case path, while adding a constant factor for the potential timing effect of the non-local
worst-case path. This reduces analysis complexity but for the cost of precision since a constant
penalty for the potential timing effect is added.
Non-compositional Architecture: Non-compositional architectures/models suffer bounded anoma-
lies as well as domino effects. Timing analysis always has to consider all possible execution
paths to produce correct results. In case of the undecided cache accesses, it is required to
follow the cache hit as well as the cache miss path.
In summary, timing anomalies are an issue of complexity of processors and non-determinism in
the applied architecture timing model, while the underlying hardware is deterministic. They lead
to deviations between the timing model and the actual hardware such, that predicted execution
time bounds become wrong [Wenzel et al. (2005)]. According to [Reineke et al. (2006)] non-
determinism is introduced by abstraction, which is necessary to deal with the complexity of the
real hardware. Hence the consideration of timing anomalies in timing analysis greatly increases
complexity. Timing anomalies need to be considered for out-of-order, as well as for in-order
processors, i.e. in fact for all modern processors. In the context of this thesis it is important
to note, that timing anomalies can be handle for instance through serial-execution and code
modifications as discussed in [Lundqvist and Stenstro¨m (1999)]. Furthermore, it can be analysed
if dynamic resource allocations happen for the given combination of target hardware and analysed
software [Wenzel et al. (2005)]. Consequently, timing analysis approaches that implement separate
analyses of resources, such as the architecture described above, can be applied.
2.4.4. Timing Analysis and Design Assurance
The context of safety-critical applications and especially the defined DALs enable the use of diverse
timing analysis methods for applications of different assurance levels. The following is a short
review of the different timing analysis methods, their advantages, disadvantages, and applicability
for respective DALs.
End-to-end measurements only use variable input data to trigger worst-case behaviour. Con-
sidering the complexity of applications and the potential range of input data, it is intuitively
understood that it requires intensive testing in order to prove sufficiently low failure probabilities.
Furthermore, it has to be ensured that worst-case behaviour in the underlying hardware is trig-
gered. For instance, the authors in [Butler and Finelli (1993)] report a testing effort of 106h (114a)
to prove a failure probability of 10−9 for a 10h operation, using 10000 replicated testing systems.
Accordingly, a DAL-A software (failure probability of 10−9 per flight hour) would require 105h
(11a) of testing under equal conditions
Hybrid approaches, such as [Betts (2010), Rapita (2014)], are based on the architecture de-
scribed above. This enables more detailed analysis than pure end-to-end measurements. Also
additional effort is spend to increase the test coverage. In combination with detailed control
flow and path analysis it might even be the case, that the resulting timing bound overestimates
the real WCET. Consequently the acquired assurance is naturally higher than for end-to-end
measurements. Nevertheless, the statements of [Butler and Finelli (1993)] also applies to hybrid
approaches. Furthermore, the results cannot be proven to safely upper bound the WCET.
Static timing analysis is the only method that can claim to compute safe upper timing bounds,
since a superset of all possible application states and input data is analysed. But it has to be
ensured that the architecture model correctly abstracts the target hardware. For state of the art
processors this naturally also requires testing on real hardware. With respect to abstraction of
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hardware, differences between the timing formulae reported in the manual and those of the real
hardware have been observed in [Atanassov et al. (2001)], illustrating the complexity and obstacles
of designing an appropriate architecture model. Additionally, due to the reasons described in
Section 2.4.2, static methods might suffer significant overestimation.
Probabilistic analysis methods, as an emerging alternative, perfectly fit the different failure rates
of various DALs, since, according to the concept of probabilistic timing analysis, the WCET bound
of an application can be reduced if lower failure probabilities are suitable. Unfortunately, since
probabilistic analyses rely on randomized hardware, its applicability for COTS-focused systems is
questionable.
Considering the individual drawbacks, especially the issue of sufficient test coverage, it is not
possible to give a generally valid advice which timing analysis technique to use for which DAL.
Rather, it depends on the overall system design, for example any implemented mitigation mech-
anisms such as redundancy concepts. Finally software is never certified in isolation, it is always
considered as part of the whole system in combination with the target hardware. In the case of
lower DAL it might also be sufficient to use for instance end-to-end measurements, as long as the
achieved assurance is sufficient for the DAL.
2.5. Summary
In this chapter, topics that provide background information for this thesis, have been described.
At first general terms have been defined. Afterwards the basic concepts of safety-critical systems
and certification processes have been introduced. In this context, the partitioning concept also
needed to be described since it clarifies the objectives of this thesis. It is important to note,
that the definition of temporal partitioning is relaxed throughout this thesis, not referring to full
isolation, rather than bounded interference. Finally, the state of the art in WCET analysis has
been presented since the analysis approach of this thesis relies on the existing techniques.
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3. Related Work
In the last years several approaches towards the integration of multi-core processors and real-time
systems, especially addressing the topic of implicit resource sharing, have been proposed. Within
this chapter they are roughly categorised as joint analysis, execution models, analysed/controlled
resource sharing and dedicated hardware designs. In the following individual of these approaches
are described in Section 3.1, 3.2, 3.3 and 3.4, respectively.
Since this thesis also addressed QoS aspects, examples of related approaches are described in
Section 3.5.
3.1. Joint Analysis
To address the implicit resource sharing, joint analysis approaches analyse the mutual interactions
between applications, that share the respective resource. Therefor, detailed knowledge on the state
of each of the applications and the related processor core is required.
3.1.1. Shared Cache Analysis
The authors in [Yan and Zhang (2008)] apply a static WCET analysis to identify inter-thread
conflicts on multi-core processors with shared level-2 (L2) instruction caches. Therefore, each
level-1 (L1) cache miss is forwarded to the L2 cache analysis. If the L2 analysis indicates, that
the access is a hit, its cache set number is determined and checked against the L2 cache usage of
threads on other cores. If another core might use the same set, the access is classified as a miss.
The classification of L2 accesses also accounts for instructions being executed in a loop or not.
The approach has been evaluated against an all-miss strategy, revealing improved results.
In [Li et al. (2009)] and [Hardy et al. (2009)] the authors extend the approach of [Yan and
Zhang (2008)]. In [Li et al. (2009)] message sequence charts and message sequence graphs are used
to model the software system and identify threads with potentially overlapping life times. Hence,
instead of accounting for the conflicts with all threads running on other cores, this allows to reduce
the number of possible cache conflicts, since the number of concurrent threads is reduced. [Hardy
et al. (2009)] use compiler techniques to reduce the number of potential conflicts. In particular,
the authors control the cache content by only caching blocks, that are statically known to be
reused.
3.1.2. Bus Analysis
As another integral part of multi-core processors shared interconnects, such as buses, need to be
considered during analysis. Accordingly, the authors in [Chattopadhyay et al. (2010)] propose
an integrated shared cache and bus analysis to account for the effect of the cache analysis on a
shared bus. The shared cache analysis is based on inter-task conflicts and the individual task life
times, as described in [Li et al. (2009)]. The bus analysis, also described in [Kelter et al. (2011)],
assumes a TDMA-based arbitration to determine the worst-case access times and thereby the task
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life time. Consequently the integration of shared cache and bus analysis is an iterative problem.
In subsequent work [Chattopadhyay et al. (2012)], Chattopadhyay et al. extend their approach
by additionally considering the effect of the shared cache and bus analysis on other parts of the
processors pipeline, such as the branch prediction.
3.1.3. Statement
Overall, joint analysis approaches rely on in-detail, mutual analysis of in-parallel scheduled tasks.
For that purpose flow information of all considered applications are required. This contradicts
incremental certification and development, where modifications to one application shall not im-
pact the development and analysis of other applications, since this requires significant analysis
and certification overhead. Further, in huge projects, applications are often developed by different
suppliers, hence implementation details are not freely available. Furthermore, the mutual anal-
ysis of applications entails increased complexity, since the detailed interactions, e.g. on shared
caches, need to be analysed. Thus, the scalability of such approaches for an increasing number of
applications and cores is questionable.
3.2. Execution Models
Approaches that propose an execution model deal with resource interferences by special restrictions
for applications or parts of applications, which eases the analysis and allows the control of shared
resource requests. Usually, this comprehends the division of applications into dedicated phases for
computation and shared resource communication. In the following three examples are described.
3.2.1. Superblock Model
The authors in [Schranzhofer et al. (2009)] propose an execution model, that divides an application
into a sequence of superblocks. Each superblock is subdivided into an acquisition, execution and
replication phase. Each phase gets a maximum execution time and a maximum number of resource
requests assigned. Based on this application model, the authors study the schedulability and the
impact on the resulting execution time bound of different resource access models. They define the
dedicated, the general and the hybrid access models. Thereby, the dedicated access model allows
resource requests only during the acquisition and the replication phases. The general model does
not rely on the defined superblock phases, instead it allows resource requests at any point in time.
Finally, the hybrid model uses the division into different phases, but still allows resource requests
in any of them. The shared resource arbiter is assumed to implement a Time Division Multiple
Access (TDMA) access scheme, i.e. resource requests are separated by hardware.
Based on the evaluation results, the authors conclude that the dedicated access model should
be applied to control the resource requests in multi-processor systems. According to this work, an
application schedule, such as shown in Figure 3.1, would the consequence. As can be seen, due
to the TDMA arbitration concurrent resource requests are avoided. Further, since the dedicated
access model has been advised by the authors, the execution phase of each superblock depends
on the pre-loaded data of the acquisition phase. Thus a core is idle until the data required for
the execution phase is available in the local caches. In effect, a core is idle while it is not in
the execution phase or other cores access the shared resource. Thereby, the amount of idle time
increases with the number of cores.
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Core0
Core1
Core2
Coren
... ...
Communication Execution Idle Time
......
Figure 3.1.: Resulting application schedule based on the conclusions of [Schranzhofer et al. (2009)].
3.2.2. PREM Model
Another execution model, the PRedictable Execution Model (PREM), is presented in [Pellizzoni
et al. (2011)]. It is targeted towards single-core processors and the isolation of concurrent request
by the processing core and I/O devices. However, the authors believe that it is also applicable to
multi-core processors.
The execution of an application is divided into a sequence of non-preemptible intervals, called
predictable and compatible intervals. Predictable intervals are meant to form the largest portion of
the application. They are subdivided into a memory and an execution phase. Comparable to the
superblock model in [Schranzhofer et al. (2009)], the memory phase is used to pre-load required
data and instructions into the local caches. Since no dedicated replication phase is defined, the
memory phase is also used to update the main memory with the modified data from the previous
execution phase. To prevent the access to applications-external code and data, the execution
of operating system calls and interrupt handlers is prohibited. To still allow the execution of
operating system code, the compatible intervals are defined. Beneath operating system calls and
interrupt handlers, they are also used for the execution of code that is too complex to adhere to
the restrictions of predictable intervals.
Based on this model memory requests of I/O devices are scheduled. To avoid any concurrency,
I/O traffic is only allowed during the execution phase of a predicable interval. To guarantee that
sufficient time for peripheral traffic is available, the length of each execution phase is enforced by
execution time monitoring. Once an execution phase finishes before its defined bound, the core is
kept idle. Hence, in essence the approach applies a serialisation of shared resource requests of the
core and I/O devices.
The final adherence to the PREM model is achieved by compiler modifications. By the use
of developer annotations and details on the cache hierarchy of the target platform, the code is
restructured, such that the caches are pre-loaded and the monitoring of the execution phase length
is added.
3.2.3. Sliced Execution
The model of sliced execution proposed in [Boniol et al. (2012)], splits the execution on a core
in a sequence of alternating communication and execution slices. Similar to the model presented
in [Pellizzoni et al. (2011)], execution slices perform only local computations without requests
to shared resources. Accordingly, communication slices are used to pre-load caches and update
main memory. The sequence of slices over all cores is defined by a static schedule. Unlike to the
above described approaches, overlaps of communication slices between cores are not prohibited.
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Instead it is assumed, that all required data are statically known. Based on that assumption, a
network of timed automata is used to model the concurrent main memory requests. The modeling
of those automata requires accurate information on the core-to-memory interface and the memory
controller itself. If either of those information are not available or the required data are not
statically known, the authors mention, that the maximum request latency needs to be applied.
3.2.4. Statement
In summary, execution models usually subdivide applications and assign restrictions with respect
to shared resource requests to each fraction. Except [Boniol et al. (2012)], which relies on detailed
architecture and application information, the main approach towards the sharing of resources
is the complete avoidance of any concurrency either by assumed TDMA schemes or via higher-
level software enforcement. Such resource privatisation is considered to inefficiently utilise the
capabilities of modern multi-core processors, which often implement parallelism within resources,
that cannot be leveraged if not more than a single request is issued at a given time. The drawbacks
of such TDMA-like schemes have for instance been evaluated in [Kelter et al. (2013)]. As an
effect, resource privatisation directly affects the processor core utilisation and the scalability of
such approaches, considering the amount of idle times as illustrated in Figure 3.1. Further the
assumption towards sufficient information on the architecture, as it is made in [Boniol et al.
(2012)], might be suitable, but is at least questionable, considering the complexity of modern
NoC-based multi-core platforms. Another general concern regards the relation of the length of
communication and execution phases. That is, using core-local resources is somewhat intuitive,
but if this would provide enough independence from external requests, the overall problem of
shared resource interferences would not be as severe. Hence, it is assumed, that in contrast to
the implicit assumptions of the presented approaches, execution phases are rather short compared
to communication phases. Obviously, the actual relation depends on the individual application
characteristics.
3.3. Analysed/Controlled Sharing
Joint analysis and the application of execution models are related to the work in this thesis
insofar, that they address the same problem but with very different approaches. In contrast, the
publications described in this section are closely related to this thesis, since they apply comparable
solutions.
3.3.1. Occurrence-related Interference Analysis
In [Schliecker et al. (2010)] a method to compute the inter-task interference due to shared re-
sources based a minimum distance between memory accesses is proposed. The authors focus on
the computation of the maximum number of cache misses per core within a certain time inter-
val, assuming preemptive scheduling. These bounds are further used to compute the inter-core
interference and the response time of a task.
The work of [Schliecker et al. (2010)] is also considered by the authors of [Dasari et al. (2011),
Dasari and Nelis (2012)]. They discuss a similar approach than Schliecker et al., but assume a
non-preemptive task model. This allows some optimisations, which finally lead to tighter bounds
on the number of cache misses per core. [Schliecker et al. (2010), Dasari et al. (2011), Dasari and
Nelis (2012)] commonly consider online scheduling schemes, focusing on the computation of the
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task response time. Further, they abstract the resource usage of applications depending on the
temporal occurrence of requests.
Often development processes consist of design, implementation and integration phases. In the
context of real-time systems, timing requirements are usually defined during the system design,
while the adherence to those bounds is validated via timing analysis during the integration. It is
considered very complex or even impossible to pre-define the resource usage of an application at
design time, especially since the actual timing bound depends on the interactions with in-parallel
scheduled applications. This inter-application dependence in the system development contradicts
the requirements of incremental development and certification. Furthermore, since deviations
between the defined and the actual bounds can only be detected during integration, it is also less
efficient than approaches which allow the isolated analysis of applications, and thus an a priori
compliance check during the development phase.
3.3.2. Resource Server
In [Yun et al. (2012)] a method to isolate the behaviour of multiple cores when accessing shared
memory is discussed. They propose a server-based approach, that assigns a certain limit on the
amount of cache misses. Thereby the authors focus on the isolation of one critical core from
multiple non-critical ones by using one resource server per non-critical core. They parametrise
the server limits based on bounds for the WCET and the resource usage of the critical core. For
evaluation, the authors study and try to minimise the performance impact of the monitoring on
the non-critical cores. Similar to [Schliecker et al. (2010), Dasari et al. (2011), Dasari and Nelis
(2012)] they consider the specific occurrences of resource requests in time. However, they do not
focus on how to determine the resource usage or the timing bounds.
A similar approach compared to [Yun et al. (2012)] is proposed in [Behnam et al. (2012)].
Instead of applying resource servers only to non-critical cores, Behnam et al. propose the usage
of a hierarchy of servers for all cores.
3.3.3. Statement
The described approaches either apply a higher abstraction than joint analysis approaches to
cope with the analysis complexity or try to control the inter-application interferences at runtime.
Thereby they share the assumption of a uniform memory accesses, i.e. they rely on a single
memory latency for their analysis. Therefor they either consider the maximum contention, which
is very pessimistic or assume a linear latency increase, which contradicts measurements on real
hardware as presented in Chapter 6. Further, some of the analyses require detailed information
on in-parallel scheduled applications, which for one increases the complexity and also contradicts
incremental development and certification. Finally, the mentioned resource server approaches do
not account for runtime overheads of their server, i.e. additional execution time, resource requests
and the impact on the application timing and resource boundaries.
3.4. Dedicated Hardware Designs
Another approach for solving concurrency issues in multi-core processors is a dedicated hardware
design. This for instance includes modified resource arbitration policies and architectural solution,
that provide isolation or increase predictability.
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3.4.1. Interconnect Architecture
In [Rosen et al. (2007)] the authors discuss different bus access policies and related timing analysis.
This includes the theoretically optimal schedule, a TDMA-based scheme and two improved TDMA-
based solutions.
A further mean to cope with shared resource interference on the interconnection level is the
design of the network. For instance, [Diemer and Ernst (2010)] proposes a NoC architecture
that isolates traffic based on real-time requirements. In [Salloum et al. (2012)] a novel MPSoC
architecture for safety-critical embedded systems is proposed, which also includes a deterministic
interconnect.
3.4.2. Pipeline and Platform Analysis
The authors of [Paolieri et al. (2009)] propose a novel multi-core architecture to increase the
analysability of real-time applications. They introduce a execution mode, called WCET com-
putation mode, which artificially enforces maximum contention. This emulates the effect of the
worst-case interference, as it would be imposed by concurrent tasks. As such the WCET computa-
tion mode can be used to analyse the WCET bound of applications without requiring information
on in-parallel scheduled tasks. However, since this approach assumes maximum contention it is
also very pessimistic. As another aspect of this work it is shown how the maximum contention,
i.e. an upper bound on the interference, is determined. Therefor, the authors focus on shared
caches and buses. The upper bound on the bus delay is discussed for different access policies, in
particular priorities, round robin and first-in first-out. For the shared cache, interferences due to
concurrent accesses as well as due to evictions of shared cache lines are considered. Concurrent
requests are analysed similarly to the shared bus. For cache evictions different means for spatial
partitioning are discussed.
3.4.3. Statement
Even though modifications to hardware provide interesting solutions and might be considered in
the design of future platforms, they are infeasible for today’s COTS systems. As explained in
Section 1.1, this thesis is focused on COTS components, following the ongoing trends in industry.
Usually, the designs of such processors cannot be modified and SoC designs additionally reduce
this possibility due to the high integration level. For that purpose, dedicated designs are not
further considered.
3.5. Quality of Service in Real-time Systems
While many related approaches solely focus on analysing the worst-case behaviour of applications,
some also consider improved average-case performance.
3.5.1. Interconnect
For their NoC architecture, the authors in [Diemer and Ernst (2010)] present a QoS service ex-
tension. Unlike other NoC flow control schemes with real-time focus, the so-called back suction
approach does not prioritise traffic with service guarantee requirements over best-effort traffic.
Instead best-effort traffic is selectively preferred as long as the service guarantees are still met.
Thereby, the best-effort latency could be improved significantly.
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3.5.2. Scheduling
A commercially deployed approach to increase the average-case performance of hard real-time
systems is constituted by slack scheduling, as it is used in the Digital Engine Operating System
(DEOS) operating system, cf. [Binns (2001)]. It describes a preemptive fixed priority scheduling
approach, which allows to accumulate unused processor time and assign it to enabled applications.
In effect the overall system utilisation is increased.
3.5.3. Resource Server
In [Yun et al. (2013)] the authors present an extension for their previous work [Yun et al. (2012)].
The approach called MemGuard regulates the memory bandwidth towards the minimum service
rate of the memory controller to increase the likelihood for immediate service. Since this is similar
to an assumed full interference for all requests, the approach is very pessimistic. In addition to the
isolation, the authors implement a prediction-based reclaiming mechanism, that allows for periodic
adoptions of the allowed resource usage per core. However, since the mechanisms is prediction-
based, false predictions can lead to situations where guaranteed bandwidth is not delivered. Hence,
the proposed method is only applicable to soft real-time systems, which is a main differentiator
to the work presented in this thesis. To address this limitation the authors indicate a selective
disabling of the QoS extension without providing further details.
3.6. Summary
As shown, plenty of work on the implicit sharing of resources in multi-core processors has al-
ready been published. However, the identified drawbacks point out, that further research towards
the practical deployment in mixed-criticality real-time systems is required. The main identified
drawbacks are summarised as follows:
Incremental Approaches and Complexity Approaches that rely on detailed information on in-
parallel scheduled applications contradict the goal of incremental certification and development.
Further, the detailed information are often applied to mutual task analyses, which affects the
complexity of the approach and hence renders the scalability for an increasing number of cores
and applications questionable.
Mixed-criticality While most of the described approaches do not mention mixed-criticality re-
quirements, others are not applicable due to the applied prioritisation between hard real-time
or critical and soft real-time or uncritical applications.
Resource Privatisation Especially, execution models use resource privatisation to avoid resource
sharing. However, as shown this greatly impacts system utilisation and should thus be avoided.
Uniform Access Latencies As described, the approaches that are more closely related to the work
in this thesis commonly assume uniform memory latencies, either in the form the maximum
latency or an assumed linear increase. While the former approach is very pessimist, the latter
disregards arbitration latencies. As shown in Chapter 6, this assumption also contradicts
measurements real hardware.
To address these drawbacks, the approaches presented in the following chapters apply a higher
abstraction of applications, to no longer rely on detailed information of in-parallel scheduled
applications. Beneath others, this shall help to maintain a complexity similar to the analysis
of single-core processors, while still being able to increase the tightness of the multi-core timing
bounds. Further, per se resource privatisation is avoided to leverage the parallel nature of multi-
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core architectures with respect to analysis and runtime approaches. To address the requirements of
mixed-criticality systems, the execution behaviour of all application shall be guaranteed. Finally,
no assumptions on shared resource access latencies are made, except a fair arbitration policy to
avoid starvation. Instead the actual platform parameters are determined and applied for timing
analysis.
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interference-sensitive WCET Analysis
Within this chapter the main concepts of the thesis are introduced. At first, the assumed system
architecture is defined in Section 4.1. This comprises a generic multi-core model and the software
architecture. Based on this architecture, the runtime resource usage enforcement and the isWCET
analysis are introduced in Sections 4.2 and 4.3, focusing on the isolation of processor cores. In
Section 4.4, the QoS extension is described. To cover all units of modern SoC architectures,
Section 4.5 describes the integration of peripheral devices into the concepts. Finally, the integration
into development processes is discussed in Section 4.6.
4.1. System Model
4.1.1. Abstract Multi-core Model
The term multi-core processor is commonly used for processor designs that integrate multiple pro-
cessing cores, implementing the Multiple Instruction Multiple Data (MIMD) computing paradigm
[Flynn (1972)]. It does however not specify any further details of the architecture, e.g. memory
hierarchies, interconnection, integration of peripherals and design of processing cores. Instead,
multi-core processors can be implemented with symmetric or asymmetric processor core designs,
as host-like processors or SoCs, and using shared or distributed memory models.
Instead of covering all different implementation alternatives separately, an abstracted architec-
ture model is used throughout the thesis. Since most of today’s multi-core processors implement
a shared-memory architecture, the model is based on such a design. Common elements of shared-
memory multi-core architectures are Processing Elements (PEs) or cores, shared main memory,
related platform caches and a NoC. In SoC-based platforms, also peripheral interfaces are inte-
grated. Figure 4.1 summarizes the classification of different units within a SoC-based multi-core
processor.
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Figure 4.1.: Classification of units within a SoC-based multi-core architecture.
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On the first level PEs and other resources are divided based on the fact, that only PEs execute
user programmable software, while other resources are controlled by this software. The resources
are further divided into implicitly and explicitly shared. Implicitly shared resources are not di-
rectly visible to the software layer, only their effect on execution timings can be observed. Hence,
software does not directly communicate with such devices, rather than implicitly trigger accesses,
for instance as the result of cache misses in the highest-level core-local cache. Prime examples for
implicitly shared resources are the parts of the memory hierarchy in between PEs and main mem-
ory, i.e. the NoC and platform caches. The main memory itself is a special case, since naturally
the SK configures the memory layout via the MMU, i.e. the sharing of the physical address spaces
is under control of a software layer. However, the sharing is invisible to higher software layers, such
as applications. Contrary to implicitly shared resources, accesses to explicitly shared resources are
intentionally triggered by software. This usually applies to I/O devices. They are further grouped
into master and slave devices. Master devices are capable of initiating accesses to memory via
DMA, examples are network interfaces, Peripheral Component Interconnect Express (PCI/PCIe)
and serial RapidIO (sRIO) devices. Hence, such DMA-capable Input/Output (DMA-I/O) devices
can cause shared resource interferences to PEs. On the other hand, memory requests of slave
I/O devices are solely triggered by software, this for instance applies to Universal Asynchronous
Receiver/Transmitters (UARTs), Serial Peripheral Interface (SPI) and Inter-Integrated Circuit
(I2C) devices.
The described multi-core units are transitioned into the multi-core model (S = (P, PE,R, IO))
as shown in Figure 4.2 and described in the following.
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Figure 4.2.: Abstracted shared-memory multi-core architecture model S.
Definition 1 (Processing Elements (PEs) pej). PEs abstract the concrete implementation of
the target processor core. This includes all features that are known for single-core processors,
e.g. the Instruction Set Architecture (ISA), pipeline implementation and local cache hierarchy.
In order to cover symmetric as well as asymmetric designs the multi-core model allows different
implementations for each of the PEs. The set of all PEs is referred to as PE = {pej} , j ∈ N0, j =
0, .., |PE| − 1.
For bounding the shared resource interference it is assumed, that a PE can only issue a fixed
maximum number of requests per resource arbitration cycle. To ease the following explanations,
only the case of one request per PE and arbitration cycle is described. However, in general, if PEs
are able to issue more than one request at the same time, the additional requests can for instance
be modeled as requests of artificial PEs. 
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Definition 2 (Implicitly Shared Resource rk). The implicitly shared resources of a system are
represented as the set R = {rk} , k ∈ N0, k = 0, .., |R| − 1. Each of these resources is considered to
provide some kind of service with a given maximum capacity, such as bandwidth. Consequently,
each resource is abstracted as its capacity crk with crk ∈ N0. If a single resource provides multiple
services, that can be addressed independently, each of them is handled as a single shared resource.
Furthermore, each resource can implement multiple channels. A channel is defined as part of a
resource, that processes a single request. Hence, a resource with multiple channels can handle
multiple requests in parallel. In contrast to services, channels are transparent for the system,
i.e. they are not directly addressable and their existence can only be observed via resource access
timings. To assign a request to a channel the resource has to implement an arbitration mechanism.
It is defined, that channels are symmetric, i.e. it does not matter which channel serves which
request. Hence, as soon as a channel becomes ready any outstanding request can be assigned to
it. As an example, the main memory can consist of multiple separate memory controllers. Each
of them is directly addressable, hence the memory resource provides multiple services, that can be
handled as individual resources. On the other hand, each of the memory controllers might provide
parallel interfaces to process several requests simultaneously. As long as these interfaces cannot be
directly addressed, each of them is considered as a channel. For an analysis it is necessary to bound
the access latency to shared resources, i.e. determine an upper bound. Therefore, starvation has
to be prohibited, which requires a fair arbitration policy. 
Definition 3 (Process pi). Naturally, PEs are under control of software scheduling, which assigns
virtual PEs to physical PEs. Virtual PEs are further called processes. The set of all processes is
defined as P = {pi} , i ∈ N0, i = 0, .., |P | − 1. At a given time a single PE can at most execute one
process. Accordingly, the set of in-parallel scheduled processes is defined as P|| = {pi} , i ∈ N0, i =
0, ..,
∣∣P||∣∣− 1 with ∣∣P||∣∣ ≤ |PE|, i.e. the number of in-parallel scheduled processes is limited by the
number of available PEs.
Each process occupies a PE for a maximum time during which it can issue a maximum number
of accesses to either core-local or shared resources. The maximum execution time is commonly
referred to as WCET. Yet, the number of shared resource accesses has no defined terminology,
hence the term Worst-Case number of shared Resource Accesses (WCRA) is defined. The WCRA
can also be understood as a bound for the resource usage of the capacity of an explicitly shared
resource. Respectively, a process is represented as a tuple pi = (ts,pi , {cpi,rk}), with ts,pi ∈ N
being its core-local WCET bound and cpi,rk ∈ N being its resource usage bound or capacity per
utilised shared resource rk. 
Definition 4 (Explicitly Shared Resource iol). As shown in Figure 4.1, explicitly shared resources
include master and slave I/O devices. Both of them are able to access implicitly shared resources,
thus posing a potential threat for temporal partitioning. In contrast to PEs, explicitly shared
resource implement a fixed set of functions without being subject to software level scheduling. Re-
programmable hardware, such as Field Programmable Gate Arrays (FPGAs), could be considered
a special case, since their functionality can be changed at runtime. But still they are usually not
covered by process scheduling. Unlike processes, explicitly shared resources are not covered by
WCET analysis. Accordingly, they are abstracted as their WCRA bounds ciol,rk ∈ N per utilised
implicitly shared resource rk. 
4.1.2. Software Architecture
The software architecture is based on the partitioning concept shown in Figure 2.3. A SK operat-
ing system layer is in control of the underlying hardware, providing an interface to the software.
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As described in Section 2.3 the SK provides a partitioned environment. This also includes parti-
tion/process scheduling in order to decide which process is assigned to which PE at a given time.
The defined software architecture applies an offline scheduling scheme, i.e. the mapping between
processes and PEs, and their activation times are known before execution. The SK implements an
online dispatcher. The scheduling model is motivated by the time-triggered system defined by the
ARINC 653 [ARINC (2003)] avionics standard. As described in Section 2.3.2, ARINC 653 defines
a cyclic scheduling scheme, cf. Figure 2.5. Each process is represented by its period, duration and
offset relative to the start of the scheduling cycle. The interval during which a process is active,
is further called a process frame. The length of the scheduling cycle is called major time frame.
During execution the dispatcher activates the processes as defined by the major time frame. A
process switch can for instance be triggered by a timer. If a process has finished execution before
its deadline, the processor is idle until the next process switch event occurs. Once the whole
scheduling cycle has been executed the dispatcher starts over again with the first process.
The scheduling scheme used within this thesis sticks to the time-triggered model of ARINC 653
with its definition of process and major time frame. Likewise, the whole schedule is defined offline.
Unfortunately, the current version of the standard does not cover multi-core scheduling. Hence it
is defined, that the same major time frame is used over all cores. While the timing parameters,
i.e. period, duration and starting times, are similar on all cores, the actually scheduled processes
can be different. If the same process has multiple slots within the major time frame, each slot
represents a new instance of that process. For that purpose, each instance starts from the process
entry point, instead of continuing the execution of the last instance. Obviously, it is valid to assign
a process to a process frame, whose duration is larger than the WCET bound of that process.
Figure 4.3 illustrates the defined time-triggered multi-core scheduling.
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Figure 4.3.: Applied multi-core scheduling scheme.
4.2. Runtime Resource Usage Enforcement
The purpose of resource usage enforcement is to monitor the actual resource utilisation of the
processes and enforce the adherence to their statically defined capacity. On system level this
ensures temporal partitioning, since the maximum interference between concurrent requesters is
bounded. As such, the monitoring is especially useful in mixed-criticality systems to provide an
additional safety-net to protect higher critical applications against misbehaviour of lower critical
applications. This is directly related to the different assumptions on the application behaviour,
depending on its assurance level, cf. Section 2.2.
Within this chapter, mechanisms for temporal partitioning for PEs and implicitly shared re-
sources are discussed. Explicitly shared resources are covered separately in Section 4.5, since they
are naturally controlled via device drivers, which allows additional mechanisms that would exceed
the focus of this section.
One should bear in mind, that the definition of temporal partitioning has been relaxed such,
that it does not define full isolation of the temporal behaviour of applications, rather than a
bounded temporal interference. As one aspect of temporal partitioning also fault containment is
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guaranteed. In particular, in a non-partitioned environment the violation of the capacity could
influence the resource access timings of other requesters, such that processes may suffer deadline
miss and DMA-I/O devices cannot transfer their data in time. Contrarily, in partitioned system
only the requester that causes the violation is affected, while all others are no further influenced
than defined via the resource usage bounds.
Figure 4.4 illustrates the intended effect of resource usage enforcement, showing two cores, which
are scheduled based on the defined multi-core scheduling scheme. The two processes p0 and p1
and their respective process frames within the major time frame are shown in details, while the
remaining processes p2, .., p|P|||−1 and their process frames are only indicated. The diagrams for
p0 and p1 show the accumulated number of requests to an exemplary shared resource, considering
different execution conditions. In particular, the continuous, green lines depict normal behaviour,
while the dashed, red and dotted, blue lines illustrate abnormal and partitioned execution con-
ditions, respectively. The resource usage bounds cpi,rk of the two processes are marked with
horizontal, dot-dashed, purple lines. The end of execution of either process is marked with an x,
colored accordingly to the individual execution condition. Overall, only a single iteration of the
major time frame is shown, while the same applies to all further iterations.
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Figure 4.4.: Resource usage enforcement example, showing the resource usage c of processes p0
and p1 over time. The different system conditions of normal, abnormal and parti-
tioned behaviour are depicted via continuous, green; dashed, red and dotted, blue lines,
respectively.
As can be seen, under normal conditions both processes finish within their process frame. For
abnormal conditions p0 issues significantly more resource accesses than under normal conditions.
This can for example occur due to a software error or an external effect, such as a Single Event
Upset (SEU), hitting a register, which is used as a loop counter and thus increases the number of
iterations and the likewise the number memory requests. In effect, p0 executes until it is stopped
at the end of the process frame. Its additional accesses interfere with those of p1 in a way such,
that p1 suffers higher resource access delays while not being able to issue a sufficient number of
requests. This finally causes a deadline violation. Contrarily, for a partitioned system, once p0
exhausts its resource capacity, any further accesses to the shared resource are prohibited. In effect
p1 will still experience an increase in its execution time, but since a sufficient amount has been
accounted offline, p1 is able to finish within its deadline.
In order to provide a safe temporal partitioning mechanism the following properties have to be
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fulfilled:
Temporal Transparency: The monitoring is an additional online mechanism, executed in parallel
to the processes, hence it can potentially influence their temporal behaviour. The property
of temporal transparency ensures, that a mechanism can be implemented such, that temporal
influences on the process timing can either be completely avoided or bounded. In the latter
case these bounds have to be incorporated into the process timing analysis.
Functional Transparency: Besides temporal behaviour, also the functional behaviour of the mon-
itored processes shall not be affected. That is, the functional correctness of the process has to
be retained. For example, the monitoring mechanism cannot utilise any monitoring facility,
that is also used by any of the processes.
Additionally, also processes shall not be able to take control of, or affect the correct operation of
the monitoring in any way. For instance, a process must not be able to disable the monitoring
or alter the monitoring results, i.e. the observed resource usage.
The temporal partitioning mechanism can be divided into a monitoring and a suspension task.
The monitoring is responsible to track the resource usage of all processes and continuously compare
the actual usage with the respective usage bounds cpi,rk . The exhaustion of cpi,rk constitutes a
capacity violation which has to be signaled to the suspension task. In effect, the suspension task
has to immediately block a process from further accessing the affected resource to prohibit any
additional interferences with in-parallel scheduled processes. In the next sections, implementation
alternatives for both, monitoring and suspension are discussed, considering different state of the
art processor features and software solutions.
4.2.1. Monitoring
Precise monitoring requires a monitoring facility that is able to identify which process utilises
which resource. Therefor, the resource parameter(s) that are chosen to abstract the capacity, are
required to adequately represent the resource. For instance, the bandwidth of a network. As
already identified, the main sources of temporal interferences between processes in a multi-core
processor are concurrent requests to implicitly shared resources on the path from a PE to the main
memory. This comprises the NoC, shared caches, memory controller(s) and the main memory.
Since accesses to individual of these resources cannot be distinguished by a process, they are
further handled as one shared resource, referred to as off-core memory.
Definition 5 (Off-core Memory). The off-core memory is defined as a shared resource, that
abstracts all memory related parts between the PE and the main memory. Hence, the off-core
memory covers the NoC, platform caches, the main memory controller(s) and the main memory.

From the perspective of a process, one of the most characteristical parameters to represent this
off-core memory resource is its bandwidth. In general the bandwidth is the number of accesses
within a certain time interval. Accordingly, the resource usage bound cpi,rk represents the number
of accesses of process pi to the off-core memory. Thus, the monitoring is required to determine
the number of memory accesses over a certain time. In the following a fully software-based and a
hardware-assisted approach are described.
Software-Based Monitoring
A fully software-based approach requires modifications to the process binary, which track the
resource requests and compare the total amount of accesses against the defined capacity of the
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process. Typical alternatives are automated instrumentation by the compiler and manual user
annotations within the source code. The number of off-core memory requests, beneath others,
depends on load/store instructions as well as the addresses of instruction and the overall cache be-
haviour of the code. For instance compiler optimisations can significantly reorder instructions and
the cache behaviour can only very hardly be predicted during software development. Accordingly,
it is very hard or even impossible for a programmer to predict the number of memory requests.
Thus, in the following only automated instrumentations are considered applicable.
To determine the number of memory accesses for a given program, each load/store type instruc-
tion has to be considered. This includes data load/store instructions, instructions fetches, cache
operations like flushes, and any other instructions which, for the given architecture, are defined
to trigger off-core memory requests. The instrumentation code has to increment a counter and
compare its value against the resource usage boundary cpi,rk . Should the counter exceed cpi,rk , the
suspension routine needs to be called. To reduce the overhead of additional memory accesses by
the instrumentation code, the request counter, cpi,rk , as well as the instrumentation code should
be held in core local resources, e.g. the caches or registers. Furthermore, changes to the processor
state, e.g. changing the condition register by executing a compare instruction, have to be handled.
An exemplary code snipped for the PowerPC architecture is shown in Listing 4.1. In lines 2 to
6, the registers r13, r14 and the condition register are saved to the stack. Afterwards the resource
counter as well as the resource capacity are loaded from memory, the counter is incremented and
compared against the capacity, while the suspension routine is called if the counter value is larger
than the capacity (lines 9 to 13). Finally, the stack content is restored to the respective registers
in lines 16 to 20.
1 /∗ c r e a t e s tack frame based on stack po in t e r r1 ∗/
2 stwu r1 , −0x10 ( r1 ) // i n c r e a s e s tack
3 stw r13 , 0x4 ( r1 ) // save r13
4 stw r14 , 0x8 ( r1 ) // save r14
5 mfcr r13 // copy cond i t i on r e g i s t e r
6 stw r13 , 0xc ( r1 ) // save cond i t i on r e g i s t e r
7
8 /∗ ac tua l monitor ing ∗/
9 lwz r13 , 0x0(<counter>) // load r e sou r c e counter
10 lwz r14 , 0x0(<capac i ty >) // load r e sou r c e capac i ty
11 addi r13 , r13 , 0x1 // increment load / s t o r e counter by 0x1
12 cmpw r13 , r14 // compare counter aga in s t boundary
13 bgt <suspens ion> // c a l l suspens ion rou t ine i f r13 > r14
14
15 /∗ r e s t o r e r e g i s t e r s from stack ∗/
16 lwz r13 , 0xc ( r1 ) // r e s t o r e cond i t i on r e g i s t e r
17 mtcr r13
18 lwz r14 , 0x8 ( r1 ) // r e s t o r e r14
19 lwz r13 , 0x4 ( r1 ) // r e s t o r e r13
20 addi r1 , r1 , 0x10 // dec r ea s e s tack
Listing 4.1: Instrumentation code to increment memory accesses counter (register r13) and
branch in case it exceeds the resource usage bound cpi,rk (register 14).
Facing the overhead of the instrumentation, a more coarse grained monitoring level than in-
dividual instructions, should be chosen. Based on state of the art code analysis approaches the
basic block level, cf. Section 2.4, is considered appropriate. Each basic block is instrumented
with the code of Listing 4.1, but instead of incrementing the counter by 0x1, it is incremented
with a variable value, depending on the individual basic block. To determine the exact increment
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per basic block different methods can be applied. In the simplest case the compiler counts the
number of load/store type instructions, including instruction fetches. Since this approach does
not account for the cache behaviour of the basic block, it would greatly overestimate the number
of off-core accesses. As an alternative, to increase the tightness of the increment value, timing
analysis techniques as described in Section 2.4 can be applied. To reduce the impact on the code
size, the instrumentation can also be implemented as a function that is called at the beginning
of each basic block. The function uses a lookup table, that maps return addresses to the number
of load/store type instructions. In effect, the spatial overhead of the instrumentation would be
reduced to a single branch per basic block. However, the temporal overhead for executing the
instrumentation code still remains.
As defined above, a safe monitoring has to fulfil functional and temporal transparency. Func-
tional transparency is not violated, although the initial code is modified, its semantics is not
affected. Hence the results are still correct. Likewise, temporal transparency is fulfilled. Even
though the temporal behaviour of the process is changed by executing additional instructions, its
effect can be bounded since the instrumentation is part of the resulting binary.
Hardware-assisted Monitoring
An alternative to software instrumentation are hardware-assisted approaches. Typically, proces-
sors implement so-called performance monitoring facilities, e.g. in the form of processor core
performance counters and platform wide debug and performance monitoring units.
Core-local performance counters provide the ability to assess the behaviour of different core func-
tional units like caches, MMU and other pipeline stages by counting related events. For instance,
the caching behaviour of a process can be characterised via the total number of cache accesses
versus the number of suffered cache misses. Typical performance measures for pipeline stages
are the number of completed instructions and stall cycles over a certain time. Such performance
counter facilities can for example be found in the PowerPC [IBM (2010)], ARM [ARM (2010)] and
x86 [Intel (2013)] architectures. Usually, such counters increment each time the configured event
occurs. Optionally, they also issue an exception once a specified value has been reached or the
counter detects an overflow. Hence, an appropriate exception can be used to signal the exhaustion
of the resource capacity and trigger the suspension routine. If the counters do not provide an
exception mechanism, polling implementations need to be applied. In practice polling implemen-
tations should be avoided, since they require periodic interruption of the monitored processes,
which complicates timing analysis. Furthermore, polling requires a certain interval, i.e. capacity
violations can only be detected at interval boundaries. This reduces the precision compared to an
exception-based method, where each individual access is checked for a violation. To specifically
monitor the usage of the off-core memory, all events that are related to the memory hierarchy of
the core can be of use, e.g.:
• the total number of issued and completed load/store instructions,
• the number of cache accesses versus the number of hits and misses,
• the number of accesses to the interface between PE and NoC
In [Bellosa (1997a), Bellosa (1997b)], the author discusses the usage of cache-related information
to deduce external memory accesses. In general this is a valid approach, only accesses that bypass
the cache, such as non-cacheable accesses, have to be handled differently.
Aside from counters within the PE, modern SoC-based designs provide further monitoring fa-
cilities. Due to the increased processor integration, events such as bus traffic, that could be
observed outside of the physical chip in former architectures, are now fully contained within the
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silicon and thus invisible at first glance. In order to still provide sufficient visibility to develop-
ers, the manufacturers had to integrate advanced monitoring and debug features. Examples for
such implementations are the ARM CoreSight architecture [ARM (2009)] and the Nexus [IEEE-
ISTO (1999)] implementation within the Freescale P4080 [FSL (2012)]. Those debug facilities
also include features, that allow the tracing of NoC and memory accesses, and the like. For more
information, [Hopkins and McDonald-Maier (2006)] provides a review on features of today’s debug
architectures.
Considering SoC-level monitoring facilities, potentially each individual unit of the off-core mem-
ory resource can be used to acquire the process capacity usage, but might not be equally suitable.
For example, the main memory controller will never recognise accesses, that are already processed
in the platform cache. While such accesses still can cause interference on the NoC and cache they
would not be considered if only main memory controller events are used. Likewise, not every NoC
access is necessarily visible to the platform cache, e.g. NoC accesses that require a retry due to
a detected collision would never reach the cache controller. The same applies for communications
to I/O devices. For that purpose, the NoC is the most reasonable place of SoC-wide units to
acquired off-core memory access information. As described above, since the SoC-wide units mon-
itor all PEs at once, they are required to precisely distinguish them. This particularly requires
sufficient counting facilities, which in fact is very architecture and implementation dependent.
To signal a capacity violation, a similar exception-based or polling mechanism, as for core-local
performance counters, can be applied.
The transparency properties of hardware-assisted monitoring depends on the actual implemen-
tation in hardware. Usually, performance counters on core and SoC level operate independent
from the processor pipeline and connected devices in the SoC. Once this can be proven for the
target platform, temporal transparency is fulfilled. In the case of polling-based implementations,
the periodic preemption of the program flow, as well as the additional execution time influence
the timing of a process. To still ensure temporal transparency, both effects need to be covered
during the timing analysis of processes. In order to guarantee functional transparency, it has to
be ensured, that processes cannot manipulate the performance counters, e.g. by resetting the
respective register. In general, the processes are not allowed to anyhow use the related perfor-
mance counters during normal execution, for instance to acquire information on their performance.
Furthermore, the correct handling of capacity violations has to be ensured. That is, for exception-
based mechanisms, a process must not suppress the related exceptions. Similarly, for polling-based
mechanisms, the periodic event that triggers the polling, must not be suppressed.
4.2.2. Suspension
The suspension is invoked once a capacity violation has been detected. As such, it is responsible
to prohibit any further usage of the affected resource by the respective process for the remaining
time of the current process frame.
Theoretically, it is sufficient to prohibit the usage of the affected resource by a process, e.g.
through avoiding NoC accesses, while still allowing computations on local resources. Whether
such fine grained access control is viable in practice depends on the architecture and resource
implementation, for instance if it is possible to disconnect PE and NoC. Further, it depends on the
functional necessity of the affected resource, i.e. whether or not the resource is essentially required
for the process to fulfil its functionality. For example, the NoC is an essential resource, since at
some point in time each process has to communicate its results somewhere outside of the PE,
might it be to memory or a controlled I/O device. Additionally, since capacity violations indicate
abnormal behaviour, the likelihood for the process to produce correct results is questionable.
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Depending on the conditions in the target system the suspension can be implemented differently.
In general, it is possible to suspend a process entirely and prohibit any further interference. If
software instrumentation is applied for the monitoring task, the process can be suspended via a
defined function or system call. For hardware-assisted monitoring, either the polling mechanism
or the exception handler has to invoke a similar function or system call. Accounting for the
synchronisation on process frame level, a process has to be suspended until the end of the current
process frame to avoid further interference with the remaining processes. Once all processes of the
current frame have finished execution and it is still time left till the end of the process frame, all
suspended processes can be re-activated, in order to allow them to progress and even finish their
task.
Since the suspension task is intended to influence the process behaviour, the properties of
temporal and functional transparency do not apply.
In addition to the implementation of the suspension, also the implications for the system need
to be considered. As described, a process is suspended once it exhausts its resource capacity. From
system perspective, a suspension equals a deadline miss, in which case a process is not able to
deliver its result within the given timing and resource constraints. Therefore, the suspension action
always has to be handled on a higher system level to account for the exceptional situation and the
impact on the overall system functionality. Such mitigation mechanisms are usually referred to as
error handling strategies and include mechanisms like redundancy and check-pointing concepts,
system reset or logging of the occurred event for maintenance purposes. However, the particular
technique depends on the actual system and the criticality of the affected processes.
4.3. Interference-sensitive WCET Analysis
As described in Section 2.4, WCET analysis is a method to determine the execution time demand
of a process. The analysis of single-core processors is a well understood problem and even ar-
chitectures with complex pipelines and caches can be analysed. The main issue for the timing
analysis of multi-core processors is shared resource interference, causing unpredictable behaviour
for individual accesses, e.g. in terms of latency variations. In particular, the latencies of individ-
ual instructions no longer solely depend on the respective application, but rather are influenced
by code that is executed on other PEs. In this section, the concept of the isWCET analysis is
introduced to address the shared resource interference, while considering the drawbacks of related
approaches as discussed in Chapter 3. In particular, the isWCET analysis is design to avoid full
resource privatisation, while providing a scalable approach. The analysis relies on the abstract
multi-core model, defined in Section 4.1.1, and the enforced resource capacities, as introduced with
the monitoring concept in Section 4.2. The intuitive idea is to split timing analysis into core-local
time and resource analyses and complement them with the computation of the shared-resource
interference-delay to compute the overall isWCET bound. This poses two new challenges to timing
analysis. Firstly, the resource usage bounds cpi,rk need to be determined. Secondly, the maximum
inter-process interference needs to be computed and incorporated with the core-local timing. For
that purpose the following explanations are divided into the description of the core-local analysis
phase and the two novel phases of interference-delay analysis and isWCET bound computation.
4.3.1. Core-local Analysis
The core-local analysis phase is used to determine the core-local WCET bound ts,pi and the WCRA
bounds cpi,rk for every process pi and implicitly shared resources rk. Due to their close relation it
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makes sense to use similar techniques to determine the bounds for WCET and WCRAs. The state
of the art for timing analysis has already been described in Section 2.4. In the following the three
main approaches of end-to-end measurements, static analysis, and hybrid measurement-based
analysis are considered. For static analysis and hybrid techniques, the described architecture
for timing analysis, cf. Figure 2.7, comprising control flow construction and analysis, micro-
architecture analysis, and path analysis, is assumed. In the following, modifications and extensions,
required for shared resource analysis are described.
End-to-End Measurements
To acquire a timing bound with end-to-end measurements, the execution time over the whole
process execution is measured. Similarly, the resource usage has to be recorded. Therefor, mea-
surements as described for hardware-assisted runtime resource monitoring can for instance be
applied. The monitoring facility is initialised at the start of each measurement and its status is
read once the measurement has finished. Since the worst-case resource usage might be triggered
with different input data than the worst-case timing behaviour, the set of input data vectors used
for timing measurements needs to be adapted.
Static and Hybrid Measurement-Based Analyses
The control flow construction and control flow analysis phases of static and hybrid analyses solely
rely on the binary and the set of input data, without considering timing parameters. On the other
hand the micro-architecture analysis as well as the final path analysis assign timing information to
each basic block and compute the WCET bound. For that purpose, control flow construction and
analysis remain the same for timing and resource analysis, while the micro-architecture analysis
and path analysis need to be extended.
During WCET analysis, the micro-architecture analysis determines bounds for the execution
time of each basic block, either based on static analysis or measurements. In a similar way, re-
source usage information have to be annotated. The static timing analysis considers the execution
time of instructions, their mutual interactions within the pipeline and the cache state. For re-
source analysis, the number of resource accesses is determined based on the number load/store
type instructions as well as the cache state. Therefor, already available data, such as the cache
hit/miss classification of memory accesses can be used to distinguish core-local and off-core mem-
ory accesses. To safely upper-bound the analysis, accesses that are classified as unknown have to
be handled as cache misses, i.e. off-core accesses. In contrast to static analysis, hybrid approaches
rely on measurements to annotate the timing information. To additionally determine the resource
usage, either the software or hardware-assisted monitoring solution, cf. Section 4.2, can be applied.
The purpose of the path analysis is to determine the longest execution path through the control
flow representation, based on the flow facts and the basic block timings. An extension towards
the computation of the overall WCRA bounds requires to solve a similar optimisation problem.
But instead of optimising for the longest execution time, the optimisation criteria is the highest
amount of shared resource accesses.
As there may be more than a single shared resource, the core-local resource analysis has to be
preformed for each resource. As described, the computation of the timing bound does not need
to be modified. Consequently, the resulting timing bounds already account for resource access
latencies, since they are either measured or determined as part of the architecture analysis. Given
that the isWCET analysis is based on separation of core-local and interference-delay analysis, the
41
4. Temporal Partitioning and interference-sensitive WCET Analysis
already included resource latencies need to stripped from the core-local timing bound to avoid
a double consideration and related overestimations. For end-to-end measurements, the resource
usage is recorded for every measurement, irrespectively if the input data is targeted towards worst-
case timing or resource behaviour. Likewise, for static and hybrid analyses, the path analysis has to
compute the number of resource requests on the identified worst-case timing path(s) additionally.
Applying this approach to timing analysis, additionally yields a resource usage bound for the
computed worst-case timing path. If multiple paths lead to the same worst-case timing boundary,
the minimal resource bound over all of those paths has to be considered to finally obtain a safe
bound. To remove the resource access latencies from the core-local timing bound, the number
of requests on the respective path is multiplied with the minimal access latency and subtracted
from the timing bound. It is essential to use minimal latencies to not violate the correctness of
the approach. Since the resource bound computed during resource analysis will, by definition
be greater or equal than the resource bound on the worst-case timing path and further always
accounted with at least minimal access latency, it is safe to subtract the requests as described.
4.3.2. Interference-delay Analysis
The interference-delay analysis is the second phase of the isWCET analysis. It computes the
inter-process interference based on the WCRA bounds of in-parallel scheduled processes. In the
following, the analyses of single-channel and multi-channel resources are discussed separately.
Single-Channel Resources
As described above, inter-process interference stems from the concurrent usage of shared resources,
i.e. the combination of sequentially and in-parallel issued requests to resources, which leads to
unpredictable latencies for individual accesses. The reason for latency dependencies between
processes are limited bandwidth of the resource and additional arbitration delays, caused by the
necessity to resolve concurrent accesses. For example, a shared resource with a limited number
of read and write channels has to arbitrate between requesters once the number of requests is
higher than the number of available channels. In the case of two requests and a single channel, the
arbiter has to assign the channel to one of the requesters. Therefore, the not-arbitrated requester
is delayed until the selected one has been finished. Based on the assumed fair arbitration, cf.
Section 4.1.1, these interferences are modeled as follows. Considering a sequence of resource
accesses, its worst-case execution time will constantly increase, the more additional requests are
issued in parallel, i.e. the relative access latency increases with the number of requesters.
Definition 6 (Access Lantecy). Access latencies are defined as di ∈ N, whereat i indicates the
number of parallel requests. 
According to Definition 6, the worst-case latency for a single request is defined as d1, for two
parallel requests d2 and so forth. Since the number of requests is bounded by the number of
in-parallel scheduled processes P||, d|P||| constitutes the maximum latency.
Definition 7 (Single-channel Access Latency). The relation between access latencies di and di+1
for single-channel resources is defined as:
di+1 =
i+ 1
i︸ ︷︷ ︸
contention
· di + ai+1,︸ ︷︷ ︸
arbitration delay
i ∈ N, i = 1, .., ∣∣P||∣∣ ,
ai+1 ∈ N0 (4.1)
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Thereby, the factor to di indicates the contention caused by limited bandwidth, while ai+1
represents the respective arbitration delay for i + 1 requests. Arbitration delays depend on the
actual resource implementation. Thus, ai is considered, either as constant factor with ai = ai+1 ∀i,
or dependent on the number of concurrent requests i. 
Since the arbitration delay ai cannot be negative, Equation 4.2 describes the relation between
relative access latencies dii for i and i+1. In consensus with the above argumentation, the relative
delays increase with the number of requests. Consequently, the request latency will never decrease,
the more requests are issued in parallel, since no two i and i+ 1 exist where dii >
di+1
i+1 applies.
di
i
≤ di+1
i+ 1
, i ∈ N, i = 1, .., ∣∣P||∣∣ (4.2)
Since interference stems from concurrent requests to a shared resource, the inter-process inter-
ference problem can also be formulated as the worst-case overlap of resource requests. In typical
programs, off-core memory accesses are interleaved with computational instructions. Depending
on the resulting interleaving of off-core memory requests between in-parallel scheduled processes,
the probability for collisions on the off-core resource is affected. In particular, compared to a
hypothetical process that solely issues off-core memory requests, interleaved computations reduce
the probability for off-core memory collisions with other processes. Since for the WCET analysis
only the worst-case is deciding, computational instructions are disregarded during the interference-
delay analysis. This means, all cpi,rk off-core requests of process pi are handled as a single block
of consecutively issued requests.
Definition 8 (Request Block). A request block for a process pi is defined as the sequence of its
cpi,rk resource requests, that are issued to a resource rk. 
Condition 1. The relation between the number of requests for the requests blocks of processes pm
and pn is described as: cpn,rk ≤ cpm,rk . 
Definition 9 (Overlap Scenarios). The following three overlap scenarios for the request blocks of
pm and pn are defined:
Sequential Overlap: For sequential overlap the request blocks are scheduled back-to-back, cf.
Figure 4.5. The corresponding interference-delay tseq is computed according to Equation 4.3.
Partial Overlap: Partial overlapping request blocks interfere by cov requests, cf. Figure 4.6. Ac-
cordingly, the interference-delay tprt is computed as shown in Equation 4.4. The amount of
overlapping requests is described by cov, with 0 ≤ cov ≤ cpn,rk .
Parallel Overlap: For parallel overlap, as many requests of both blocks as possible overlap, cf.
Figure 4.7. According to Condition 1, the request blocks for pm and pn cannot overlap by
more than cpn,rk requests. Thus Equation 4.5 describes the respective interference-delay tpll.
cpm,rk cpn,rk
Figure 4.5.: Sequential
overlap.
cov
cpm,rk
cpn,rk
Figure 4.6.: Partial overlap.
cpm,rk
cpn,rk
Figure 4.7.: Parallel over-
lap.
tseq = d1 · (cpm,rk + cpn,rk )
(4.3)
tprt = d1 · (cpm,rk + cpn,rk − 2 · cov)
+ d2 · cov
(4.4)
tpll = d1 · (cpm,rk − cpn,rk )
+ d2 · cpn,rk
(4.5)

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Theorem 1. For a pair of requests blocks, complying to Condition 1, the interference-delay for
partial overlap is always bounded by the interference-delays for sequential and parallel overlap.
Proof. The extreme values for the interference-delay of partial overlap tprt are determined by
cov = cpn,rk and cov = 0. Applying the extreme value for cov = cpn,rk to Equation 4.4 yields:
tprtcov=cpn,rk
= d1 · (cpm,rk + cpn,rk − 2 · cpn,rk) + d2 · cpn,rk
= d1 · (cpm,rk − cpn,rk) + d2 · cpn,rk
= tpll (4.6)
Likewise, Equation 4.4 can be simplified for cov = 0:
tprtcov=0 = d1 · (cpm,rk + cpn,rk)
= tseq (4.7)
Accordingly, tprt is bounded by tseq and tpll.
Conclusion 1. Since Theorem 1 is true for every pair of processes pm, pn and their respective
resource capacities cpm,rk , cpn,rk for a resource rk, it is safe to disregard partial overlaps during
the analysis of the worst-case overlap. Instead, it is sufficient to rely on sequential and parallel
overlaps. As a consequence the number of possible combinations of overlaps for multiple processes
is drastically reduced, since the different cases, which arise due to the combination of cov potentially
overlapping request, can be disregarded.
Since Theorem 1 has been proven for an arbitrary pair of processes, the proof iteratively applies
to all pairs of cpm,rk , cpn,rk . However, in order to compute the worst-case overlap for an arbitrary
number of processes a generic formulation for tseq and tpll is required.
Definition 10 (Request Ordering). For an arbitrary number of processes pi, their resource ca-
pacities cpi,rk are sorted in ascending order, described as: cpi,rk ≤ cpi+1,rk ∀pi, pi+1 ∈ P||. 
For the parallel overlap scenario, Figure 4.8 depicts an example for
∣∣P||∣∣ = 4 processes. The x-
axis shows the number of request c for the request blocks of the processes p0 to p3. The respective
processes are shown on the y-axis. The different colors indicate which delay di is applied for which
amount of requests.
p3
p2
p1
p0
80 c
d1
i = 0 i = 1 i = 2 i = 3
110 170 250
Accesses with Delay d4
Accesses with Delay d3
Accesses with Delay d2
Accesses with Delay d1
d2d3d4
P||
tpll (p3, rk) = d4 · 80
+d3 · 30
+d2 · 60
+d1 · 80
Figure 4.8.: Parallel overlap and interference-delay tpll (p3, rk) computation example for
∣∣P||∣∣ = 4
processes and respective capacities c, illustrating the applied latencies di.
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Based on the runtime monitoring described in Section 4.2, the worst-case resource accesses for
all processes are bounded by their capacities cpi,rk . For that reason, two processes pm, pn cannot
interfere by more than Min (cpm,rk , cpn,rk) accesses. This complies with Equation 4.5, where cpn,rk
constitutes the minimum over cpm,rk and cpn,rk . Considering the example in Figure 4.8, all accesses
of p0 potentially interfere with the accesses of all other processes. Hence, the respective access
delay is the maximum delay d4. If p0 exhausts cp0,rk = 80 accesses, the remaining accesses of the
other processes will at most experience a delay of d3. The number of accesses of p1, that can be
accounted with reduced delay can be expressed as the difference of cp1,rk − cp0,rk = 30. Similarly,
the accesses with reduced delays can be computed for the remaining processes.
To compute the interference-delay tpll (ph, rk) for process ph and resource rk, Equation 4.5 is
extended to Equation 4.8. Definition 10 is essentially required.
tpll (ph, rk) = d|P||| · cp0,rk +
h∑
i=1
[
d|P|||−i ·
(
cpi,rk − cpi−1,rk
)]
(4.8)
According to Definition 9, sequentially issued requests are assumed to be processed without
interference by other requests, i.e. the applied request latency is equal to d1. Therefore, the
overall interference-delay tseq (ph, rk) for process ph and resource rk can be computed according
to Equation 4.9.
Condition 2. For sequential overlap, requests of processes with lower indices are issued before the
requests of processes with higher indices. 
Condition 2 is essential to have a common basis for the comparison of tseq and tpll, hence it is
assumed for the computation of tseq (ph, rk).
tseq (ph, rk) = d1 ·
h∑
i=0
cpi,rk (4.9)
Theorem 2. The maximum interference-delay for single-channel resources is upper-bounded by
tpll (ph, rk), i.e. tseq (ph, rk) ≤ tpll (ph, rk).
Proof. To prove Theorem 2, it is shown that it still holds if Equation 4.8 is lower-bounded. There-
for, Equation 4.1 is first transformed to express di in dependence of d1. Applying the series
expansion to Equation 4.1 yields Equation 4.10.
di = i · d1 +
i∑
j=2
(
i
j
· aj
)
(4.10)
Equation 4.8 can be lower-bounded by removing the second part of the equation. This is the
case if all processes have the same resource capacity, i.e. Equation 4.11 is true.
cpi,rk = cpi+1,rk ∀pi, pi+1 ∈ P|| (4.11)
Applying Equation 4.11 to tpll (Equation 4.8) yields Equation 4.12
tpll (ph, rk)cpi,rk=cpi+1,rk
= d|P||| · cp0,rk (4.12)
Similarly, Equation 4.11 has to be applied to tseq (Equation 4.9):
tseq (ph, rk)cpi,rk=cpi+1,rk
= d1 · (h+ 1) · cp0,rk (4.13)
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Further, d|P||| can be substituted in Equation 4.12 according to Equation 4.10:
tpll (ph, rk)cpi,rk=cpi+1,rk
=
∣∣P||∣∣ · d1 + |P|||∑
j=2
(∣∣P||∣∣
j
· aj
) · cp0,rk
=
∣∣P||∣∣ · cp0,rk · d1 + cp0,rk · |P|||∑
j=2
(∣∣P||∣∣
j
· aj
)
(4.14)
The relation between tseq and tpll under the condition of Equation 4.11 finally yields:
tseq (ph, rk)cpi,rk=cpi+1,rk
!
= tpll (ph, rk)cpi,rk=cpi+1,rk
d1 · (h+ 1) · cp0,rk !=
∣∣P||∣∣ · cp0,rk · d1 + cp0,rk · |P|||∑
j=2
(∣∣P||∣∣
j
· aj
)
(4.15)
Since h = 0, ..,
∣∣P||∣∣− 1, cpi,rk ≥ 0 and ai ≥ 0:
0 ≤ (∣∣P||∣∣− h− 1) · d1 · cp0,rk + cp0,rk · |P|||∑
j=2
(∣∣P||∣∣
j
· aj
)
tseq (ph, rk)cpi,rk=cpi+1,rk
≤ tpll (ph, rk)cpi,rk=cpi+1,rk (4.16)
Since the lower bound of tpll is greater or equal tseq, Theorem 2 directly follows.
Conclusion 2. Intuitively explained, since relative delays for parallel requests constantly increase,
cf. Equations 4.1, 4.2, the interference-delay for the parallel overlap is always greater or equal
than the interference-delay for sequential issued requests. Therefore, tpll constitutes the worst-case
overlap for single-channel resources.
Multi-Channel Resources
As described in Section 4.1.1 a resource may implement multiple channels to handle concurrent
requests in parallel. In the following, the impact on the interference-delay computation is exam-
ined.
Definition 11 (Number of Resource Channels). The number of channels for a resource rk is
defined as nrk . Thereby, nrk also describes the number of concurrent requests, that can be handled
with the same access latency. 
While nrk concurrent requests can be handled with the same latency, the latency increases
similarly to single-channel resources, once more than nrk requests are issued concurrently. That
is, for every (i·nrk +1)’th request the latency increases, where i·nrk represents an integral multiple
of nrk . For instance, a resource with nrk = 3 channels can process three parallel requests with the
same delay d1 = d2 = d3, only if at least four request are issued in parallel the delay increases. In
the case of nrk = 3 it follows, that d4 > d3 while d4 = d5 = d6 and so forth. In general, di = di+1
as long as
⌈
i
nrk
⌉
=
⌈
i+1
nrk
⌉
.
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Definition 12 (Multi-channel Access Lanteny). In accordance to Definition 7 for single-channel
resources, the access latency for multi-channel resources is defined as:
di+1 =
⌈
i+1
nrk
⌉
⌈
i
nrk
⌉ · di + ai+1, ai+1 =
{
0 ∀i,
⌈
i
nrk
⌉
=
⌈
i+1
nrk
⌉
≥ 0 else
,
i ∈ N, i = 1, .., ∣∣P||∣∣ ,
nrk ∈ N, nrk ≥ 2
(4.17)

Consequently, relative delays constantly increase with a rising number of requests if all channels
are saturated, cf. Equation 4.18.
di+1⌈
i+1
nrk
⌉ ≥ di⌈
i
nrk
⌉ , i ∈ N, i = 1, .., ∣∣P||∣∣ ,
nrk ∈ N, nrk ≥ 2
(4.18)
As a consequence of Definition 12, the access latencies of requests can be hidden, as long as⌈
i
nrk
⌉
=
⌈
i+1
nrk
⌉
, i.e. additional requests can be processed without increasing the overall execution
time. For that reason the parallel overlap scenario, as shown in Figure 4.8, does not safely bound
the worst-case for nrk > 1 channels. Furthermore, the worst-case overlap does not solely depend
on the access latencies di. Instead, also the resource capacities cpi,rk have to be considered,
since they impact the amount of requests, whose latencies might be hidden. Since cpi,rk depends
on the actual process characteristics it is not possible to statically define a particular overlap
scenario, that upper-bounds the worst-case for an arbitrary combination of di, cpi,rk and P||.
Nevertheless, similar to single-channel resources, partial overlap is bounded by the sequential and
parallel overlap scenarios, for the same reasoning as for Theorem 1. Thus, it does not need to be
considered separately.
In the following, first the effect of hidden latencies on the interference-delay is proven, while
afterwards the general case is considered to formally prove the dependency of the worst-case
interference-delay from the relation between access latencies and resource capacities.
Theorem 3. For multi-channel resources, the worst-case interference-delay is upper-bounded by
the interference-delay for sequential overlap if the number of concurrent requesters is equal to the
number of channels, i.e.
∣∣P||∣∣ = nrk .
Proof. To prove Theorem 3, an arbitrary pair of access latencies di, di+nrk is considered. Further
P|| = nrk is assumed. Following Definition 6, i is related to the number of processes. Accord-
ingly, for P|| = nrk the latencies di, di+nrk are related to the processes pi−1 to pi−1+nrk−1. The
interference-delays tpll and tseq are calculated with Equations 4.9 and 4.8, respectively.
According to Definition 1, a PE and likewise a process can only issue a single request at a time.
Thus no more than
∣∣P||∣∣ requests will be issued in parallel. Since ∣∣P||∣∣ ≤ nrk , all requests can be
handled in parallel, i.e. with the same latency di. This simplifies Equations 4.9 and 4.8 as follows:
tseq = di ·
i−1+nrk−1∑
j=i−1
cpj ,rk (4.19)
tpll = di · cpi−1,rk + di ·
i−1+nrk−1∑
j=i
(
cpj ,rk − cpj−1,rk
)
= di ·
i−1+nrk−1∑
j=i−1
cpj ,resk − di ·
i−1+nrk−1∑
j=i
cpj−1,rk (4.20)
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Hence, it follows:
tseq
!
= tpll
di ·
i−1+nrk−1∑
j=i−1
cpj ,rk
!
= di ·
i−1+nrk−1∑
j=i−1
cpj ,rk − di ·
i−1+nrk−1∑
j=i
cpj−1,rk
di ·
i−1+nrk−1∑
j=i
cpj−1,rk
!
= 0 (4.21)
Since cpl,rk ≥ 0, cf. Definition 3, it follows, that:
tseq ≥ tpll (4.22)
Therefore, Theorem 3 is proven.
Conclusion 3. The proof of Theorem 3 shows, that concurrent requests to a multi-channel resource
do not increase the interference-delay for parallel overlap, if the number of concurrent requests is
not larger than the number of channels. This illustrates the impact of hidden latencies. While
Theorem 3 only covers the case of P|| = nrk , it is also true for P|| ≤ nrk , since the same rationale
applies. Thus, the interference-delay for sequential overlap tseq upper-bounds the worst-case for
such a configuration.
Theorem 4. If the number of concurrent requests to a multi-channel resource is defined as
∣∣P||∣∣ =
nrk + 1, the worst-case interference-delay depends on the relation of access latencies and the
resource capacities of the processes.
Proof. To prove Theorem 4, again an arbitrary pair of access latencies di, di+nrk is considered.
Since P|| = nrk + 1, the processes pi−1 to pi−1+nrk are considered.
According to Definition 12, di = di+1 = .. = di+nrk−1. This allows for a similar simplification
of tpll (Equation 4.8) as applied for the proof of Theorem 3:
tpll = di+nrk · cpi−1,rk + di ·
i−1+nrk∑
j=i
(
cpj ,rk − cpj−1,rk
)
= di+nrk · cpi−1,rk + di ·
(
cpi−1+nrk ,rk
− cpi−1,rk
)
(4.23)
Further, based on Definition 12, di+nrk can be expressed as function of di:
di+nrk =
⌈
i+nrk
nrk
⌉
⌈
i
nrk
⌉ · di + ai+nrk =
 1⌈
i
nrk
⌉ + 1
 di + ai+nrk (4.24)
Applying Equation 4.24 to the simplified equation for tpll (Equation 4.23) yields Equation 4.25.
tpll =
 1⌈
i
nrk
⌉ + 1
 · di + ai+nrk
 · cpi−1,rk + di · (cpi−1+nrk ,rk − cpi−1,rk) (4.25)
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Based on Equation 4.9 for tseq and the adapted Equation 4.25 for tpll it follows, that:
tseq
!
= tpll
di ·
i−1+nrk∑
j=i−1
cpj ,rk
!
=
 1⌈
i
nrk
⌉ + 1
 · di + ai+nrk
 · cpi−1,rk + di · (cpi−1+nrk ,rk − cpi−1,rk)
ai+nrk · cpi−1,rk
!
= di ·
i−1+nrk∑
j=i−1
cpj ,rk − cpi−1+nrk ,rk + cpi−1,rk −
 1⌈
i
nrk
⌉ + 1
 · cpi−1,rk

ai+nrk
!
= di ·
i−1+nrk−1∑
j=i−1
(
cpj ,rk
cpi−1,rk
)
− 1⌈
i
nrk
⌉
 (4.26)
As result tseq ≤ tpll if:
ai+nrk ≥ di ·
i−1+nrk−1∑
j=i−1
(
cpj ,rk
cpi−1,rk
)
− 1⌈
i
nrk
⌉
 (4.27)
Similarly, tseq ≥ tpll if:
ai+nrk ≤ di ·
i−1+nrk−1∑
j=i−1
(
cpj ,rk
cpi−1,rk
)
− 1⌈
i
nrk
⌉
 (4.28)
Equations 4.27 and 4.28 describe the relation between the arbitration delay for di+nrk and di,
depending on the particular resource capacities cpi,rk , such that either tseq ≤ tpll or tseq ≥ tpll.
Hence Theorem 4 has been proven.
Conclusion 4. From Theorem 4 it can be concluded, that the worst-case interference-delay for
multi-channel resources depends on the actual relation of access latencies and resource capacities.
Hence, it is not possible to statically define a overlap scenario, that upper-bounds the worst-case.
The same rationale applies for P|| ≥ nrk .
Theorem 5. The worst-case interference-delay for multi-channel resources is, upper-bounded by
the sequential interference-delay tseq, i.e. tseq (ph, rk) ≥ tpll (ph, rk).
Condition 3. The arbitration delay ai+nrk for a request to a shared resource is always significantly
smaller than the actual resource access latency di, i.e. ai+nrk  di. 
Condition 3 is considered to be valid, since di includes the waiting time due to concurrent quests,
which also includes arbitration delays, cf. Definition 12.
Proof. To prove Theorem 5, Equation 4.26 is further examined.
For ci ≤ ci+1, cf. Definition 10, the following applies to Equation 4.26:
for nrk = 1 :
i−1+nrk−1∑
j=i−1
cpj ,rk
cpi−1,rk
= 1 (4.29)
for nrk > 1 :
i−1+nrk−1∑
j=i−1
cpj ,rk
cpi−1,rk
≥ 2 (4.30)
for i > nrk :
0 ≤ 1⌈
i
nrk
⌉ ≤ 1 (4.31) for i ≤ nrk : 1⌈ i
nrk
⌉ = 1 (4.32)
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To upper-bound the right part of Equation 4.26 for multi-channel resources, i.e. nrk > 1,
Equations 4.30 and 4.32 are applied:
x =
i−1+nrk−1∑
j=i−1
(
cpj ,rk
cpi−1,rk
)
− 1⌈
i
nrk
⌉ ≥ 1 (4.33)
→ tseq ≤ tpll if: ai+nrk ≥ x · di (4.34)
→ tseq ≥ tpll if: ai+nrk ≤ x · di (4.35)
Equation 4.34 contradicts Condition 3, thus Equation 4.35 applies, which proves Theorem 5.
Conclusion 5. It can be concluded, that due to the relation between arbitration delay and actual
resource access latency, the worst-case interference-delay for multi-channel resources is bounded by
the sequential interference-delay. However, if Condition 3 is shown to contradict a particular target
architecture, Equations 4.27 and 4.28 have to be used in order to construct the actual worst-case
overlap, based on the given access latencies and process resource capacities.
4.3.3. Interference-sensitive WCET Computation
Finally, to compute the isWCET bound of a process ph, its core-local WCET bound ts,ph and
the respective interference-delays tint (ph, rk) for all resources rk are combined according to Equa-
tion 4.36. The interference-delay tint (ph, rk) is computed as described in Section 4.3.2. That is,
for single-channel resources Equation 4.8 is applied, while for multi-channel resource Equation 4.9
is used.
tis (ph) = ts,ph +
|R|−1∑
k=0
tint (ph, rk) (4.36)
4.4. Quality of Service Monitoring Extension
As described in Section 2.4.2, core-local timing bounds naturally overestimate the actual WCET.
Likewise, this is true for the WCRA bounds, since the same basic techniques and requirements
apply. While a certain amount of overestimation is reasonable and even required in order to fulfil
the safety requirements, increased overestimation leads to allocated but unused resources. The
amount of idle resources for typical execution behaviours is further increased due to the difference
between average-case and worst-case behaviour, cf. Figure 2.6. Moreover, it is assumed, that the
inter-process interference drastically increases the difference between average-case and worst-case
due to the high variations in access latencies. They are supposed to cause a non-negligible amount
of idle resources. For example, the isWCET analysis accounts a much higher amount of resource
accesses with interference as they are likely to occur during normal execution. Considering a
worst-case access latency increase of roughly a factor of two per additional core illustrates the
impact of overestimated inter-process interference for an increasing number of cores.
The combination of resource usage monitoring and isWCET analysis, as described in Sections 4.2
and 4.3, yields a fully static approach. The monitoring is configured with the WCRA bounds,
which are determined offline. If a process exhausts its resource capacity it is suspended and might
only be re-activated if all remaining processes have finished before the end of the current process
frame. Consequently, it is not possible to utilise the described idle resources. To overcome this
limitation a QoS extension of the basic monitoring is described in this section. The extension is
based on the high likelihood for an application to experience considerably lower access latencies
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for most of their resource accesses than considered during isWCET analysis. Hence processes will
often finish far ahead of the computed end of the process frame. The proposed QoS extension
shall enable the system to utilise these otherwise unused execution time and resource requests.
The basic idea is to modify the suspension action. Once a process pi finishes or reaches its
resource capacity, the remaining WCET bounds, i.e. the maximum execution time that is still
required to finish, of all active processes are calculated. Once these calculation indicates unused
time towards the end of the process frame, additional resources can be granted to pi. To compute
the remaining WCET bounds, the offline isWCET bound calculation is used at runtime. In order
to account for the progress of the processes, their resource capacity requirements need to be
updated. Afterwards, the maximum over the re-calculated WCET bounds is compared against
the remaining time of the process frame. If the comparison reveals unused time, the resource
requests (cex), that can be issued within this idle time, can be assigned to pi, without violating
the deadline guarantees of any process. If, on the other hand no time is left, pi is suspended
similarly to the basic suspension routine.
In the following two sections, the computation of a capacity-extension and foreseen runtime
effects are discussed. Afterwards characteristics of potential target applications are analysed.
4.4.1. Computation of Capacity Extensions
The foundation for the capacity extension cex is Equation 4.36. It is used to compute the remaining
WCET bounds based on the actual progress of in-parallel scheduled processes and the absence
of interference by already finished or suspended processes. In the following, the process which
triggered the suspension routine and thus the computation of the capacity extension, is called
the process under investigation. The core-local timing bounds ts,pi , the initial resource capacities
cpi,rk per process and resource, as well as the resource access delays di are statically known. The
elapsed execution time cannot be safely divided into instruction execution and shared resource
accesses. Hence, it has to be assumed, that each process still requires its whole core-local WCET
bound. Contrarily, the elapsed resource capacities can be directly accounted as resource usage,
i.e. only the outstanding capacities need to be considered for the computation of the remaining
WCET bounds. Therefor, the remaining resource capacity for each of the active processes has to be
updated. The update can either be performed periodically, e.g. timer-triggered or if an update is
required by the process under investigation. Based on the updated cpi,rk , Equation 4.36 is applied
for each process. Since already suspended processes have a resource requirement of cpi,rk = 0,
their interference is automatically disregarded. Depending on the implemented update method,
the computed WCET bounds include additional overestimation. That is, a triggered update can
rely on a precise value, while values from a periodic update might not reflect the current resource
requirements of the processes. Hence, in the latter case a remaining capacity, which is higher than
the actual demand, is used to compute the WCET bound. While the overestimation is not an
issue for the safety of the approach, it can reduce the overall capacity extension.
The final capacity extension cex is computed using Equation 4.37.
cex =
tpf − tel − tovh −
|P|||−1
max
i=0
(tis (pi))
dh
(4.37)
The potential idle time within a process frame is determined in the numerator. It considers the
already elapsed time of the process frame tel, the length of the process frame tpf , the maximum
remaining execution time and the overhead for executing the suspension routine tovh. The length
of the process frame is determined offline, as the maximum isWCET bound of in-parallel scheduled
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processes. Hence, it is known at runtime. The elapsed execution time tel can be determined based
on the process starting time and the time when the suspension routine was triggered. The remain-
ing WCET bounds are computed based on the updated resource capacities as described above.
The overhead tovh is discussed in Section 4.4.2. The time that can be used for additional accesses
is computed by subtracting the elapsed execution time, the overhead and the remaining execution
time from the length of the process frame. The resulting value is finally divided by the access
delay dh, to compute the number of resource accesses, that can be issued during the remaining
time of the process frame. Thereby, dh describes the maximum access delay for h processes, with
h being the number of remaining processes plus 1 for the process under investigation.
Figure 4.9 shows an exemplary case with P|| = 4 processes p0 to p3, their respective deadlines
(dashed, red lines) and resource capacities cpi,rk (horizontal, dot-dashed, purple lines) for the
shared resource rNoC . The dotted, green line depicts the suspension point of p3 when it reaches
its resource capacity. Upon this point, p3 acquires the unused resource capacities of p0, p1 and p2
to compute cex. The individually remaining WCET bounds are shown as continuous, blue lines.
The maximum over those values is constituted by p0 (dot-dashed, pink line). The unused time
can thus be expressed as cex · dh, with h = 4.
time
Process Frame (tpf)
max(tis(pi)) cex  dh
Deadline Bound for Remaining WCET
Max. Bound for Remaining WCET
p3
p2
p1
p0
tel
c
Limit cpi, rNoC
tovh
Figure 4.9.: Capacity-extension example for P|| = 4 processes and their deadlines (dashed, red
lines), resource capacities cpi,rNoC (horizontal, dot-dashed, purple lines), remaining
WCET bounds (continuous, blue lines) and the suspension point (dotted, green line).
If a process has been granted a capacity extension it is further treated as any other process.
Since cex is computed based on the offline timing bounds and the enforced WCRA bounds, the
resource capacity and deadline guarantees of all remaining processes are not violated.
4.4.2. Runtime Effects
The extension of the suspension routine introduces additional sources of interference with in-
parallel scheduled processes.
Firstly, the execution of the computation of cex requires additional resource accesses and execu-
tion time, whereat the bounds for WCET and WCRAs of the routine need to be determined. The
computation of the isWCET bound and cex solely depends on the number of shared resources and
PEs. Since they are statically known for a given target architecture, the WCET and WCRAs of
the computation of the capacity extension can be bounded offline. The additional execution time
only influences the process under investigation. Since the suspension of a process is an exceptional
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case, the additional execution time does not need to be incorporated into the WCET bound of
the process. But, since the computation uses a portion of the process frame, the WCET bound
for calculating the capacity extension has to be considered as overhead. As such, it is part of
tovh. In addition to the execution time overhead, also the issued resource requests, in particular
their interference with in-parallel scheduled processes, has to be considered. Based on the deter-
mined WCRA bounds of the suspension routine, the overall WCRA bounds of each process are
augmented. Accordingly, the additional interference is accounted during the isWCET bound com-
putation. Obviously, this only covers a single execution of the routine. To cover further executions,
the computed capacity extension is compared against the WCRA bound of the suspension routine.
A process is extended, only if the capacity extension enables at least one additional execution of
the suspension routine. Thereby it is ensured, that the additional requests of the next extension
do not violate the deadlines of the active processes. If the computed capacity does not allow an
additional extension, the process is suspended similarly to the basic routine.
Secondly, the update of the remaining resource capacities causes overhead and, depending on
the implemented method, interference with other cores. Except for software instrumentation based
approaches, an update request is always externally triggered, i.e. is not part of the application
code itself. For such approaches, all side effects due to the redirection of the control flow, for
instance on the PE pipeline and cache content, have to be considered additionally. With state of
the art timing analysis techniques it is not possible to provide reasonable bounds for the behaviour
of a process, that can be preempted at arbitrary program points. However, the effects due to the
communication are similar to those of a preemption. Thus, techniques to analyse the effects of
preemptions can be applied, e.g. [Staschulat and Ernst (2004), Ramaprasad and Mueller (2006)].
If the exact point in time of a preemption is not known, the detailed effects on the PE and
application state cannot be analysed. Instead, worst-case assumptions, such as fully invalidated
caches or an empty pipeline, are considered. The overheads of the preemption are determined
based on the preempting code. Thus, in the present case, the core-local bounds for WCET and
WCRAs of the capacity update routine need to be determined. Finally, the overheads are added
with a constant factor to the bounds of the application. The factor depends on the maximum
number of preemptions. As described, the communication can either be timer- or PE-triggered.
In case of periodically triggered updates, the maximum number of preemptions is determined by
the WCET bound of an application divided by the length of the update interval. The case of
a PE-triggered update can be handled similarly, by applying a minimum interval between two
update requests. If a PE requires an update earlier, it either has to wait until the end of the
interval or use the available older data. While applying older data is safe, it might underestimate
the capacity extension, since applications probably made some progress since the last update.
Overheads for the communication and potential waiting times for the process under investigation
can be measured at runtime and accounted as part of tovh.
4.4.3. Target Applications
The described capacity extension is build upon the assumption, that the average-case execution
time greatly deviates from the WCET bound of a process. Beneath that, the extension inherently
assumes, that applications can benefit from additional execution time and resource requests. It
can easily be understood that this is not necessarily true for all applications.
Firstly, the application characteristics can indicate potential benefits for applications. For in-
stance considering a control loop application, that has to deliver steering parameters in a fixed
interval to other applications. A more frequent computation of the parameters will not increase
the quality of the system, since the depending applications will not be able to further process
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the data. On the other hand, an application, which implements some kind of optimisation-based
algorithm might increase the level of detail of the optimisation if it gets more processing time and
resource requests. Examples for the latter case can be flight path computation to optimise the
trajectory of plane to reduce the fuel consumption, and display applications that can offer higher
frame rates, resolutions and improved response times, which increases the overall user experience.
Secondly, the applied timing analysis techniques can enable benefits. In particular, an extension
can be useful for applications whose bounds for WCET and WCRAs are determined via measure-
ment or hybrid approaches, cf. Section 2.4. Measurement-based approaches in general cannot be
assumed to acquire safe upper bounds. In the context of the capacity extension concept, the so
determined bounds can be used as basis, which allows a process to finish in most of the cases.
In this case, the capacity extension increases the probability for such an application to still finish
under worst-case conditions, since in-parallel scheduled applications will probably not experience
worst-case conditions at the same time . This can similarly be used to reduce the isWCET bound
of processes. The initial resource capacity is lowered to reduce the isWCET bound, while during
most of the executions, the total amount of resource requests will be much higher due to the
capacity extension.
Considering the different application scenarios it is not meaningful to use capacity extensions for
all applications. Instead, the capacity-extendible property is introduced. This property is assigned
to each process and determines whether this process is enabled for capacity extensions. For
processes whose capacity-extendible property is not set the basic suspension routine is executed.
As such, the suspension routine has to check if the property is set for a given process.
4.5. Integration of Explicitly Shared Resources
So far the monitoring and isWCET analysis handle the interference between PEs, caused by
the concurrent usage of implicitly shared resources. This section shall additionally cover the
interference, that can be introduced by explicitly shared resources. Explicitly shared resources
are divided into master and slave devices, according to their abilities to access implicitly shared
resources, cf. Figure 4.1. Slave devices only transfer data once they are triggered by software,
i.e. the respective device driver. On the other hand, master I/O devices are able to initiate data
transfers on their own. From a system perspective, such DMA transfers are comparable to resource
accesses by PEs.
In the following the integration into the monitoring as well as the isWCET analysis are discussed.
4.5.1. Monitoring Integration
The monitoring integration of explicitly shared resources covers the monitoring of implicitly shared
resource requests of I/O devices and the different means, that are available in the resources them-
selves, within the SoC and on software level. Therefore, the monitoring hardly depends on the
characteristics and features of the individual device. This concerns how data transfers from the
device are controlled - software controlled, as for slave and some DMA-I/O devices, or indepen-
dently via externally triggered DMA transfers. Also the available features in the devices and the
SoC architecture affect the monitoring.
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Software-controlled Devices
Usually, applications do not interact directly with I/O devices, rather then through a dedicated
device driver. The device driver has full control of the device configuration. For slave devices and
some DMA-I/O devices, the driver also controls the amount of data it transfers. Every time data
needs to be transfered from the device to the system or vice versa, this is explicitly configured by
the driver. For that purpose, the driver is able to record all transfers and compare the amount
of data against the resource capacity of the device. If an exhaustion of the capacity has been
detected, the driver does not initiate the transfer and thereby avoid further interference on the
respective implicitly shared resource.
This method of software controlled monitoring is generally applicable to all slave devices, but
also to some DMA-I/O devices. In particular DMA-I/O devices must be able to buffer all data
until software triggers a transfer, i.e. they do not initiate DMA transactions on their own. To
prevent data loss it has to be ensured, that the buffers of the DMA-I/O devices are large enough
to store the data till the next transfer.
Externally Triggered DMA Devices
If it is not feasible to use fully software-based monitoring, e.g. because devices are required to
initiate DMA transfers at any time, different means to monitor the device transfers are required.
Figure 4.10 shows three approaches for hardware-supported monitoring of DMA-I/O devices.
...
Processes and
Processing Elements
Explicitly
Shared Resources
Implicitly
Shared Resources
...
mon
mon
mon
(a) (b)
(c)
mon MonitoringFacility
Figure 4.10.: DMA-I/O-device monitoring facility locations: (a) device-built-in monitor (b) SoC
and implicitly shared resource monitor (c) I/O-bridge monitor.
(a) Device-built-in Monitor: Device-built-in monitoring facilities are comparable to Performance
Monitor Counters (PMCs) within the PEs. In order to be useful, they are required to be
able to count the chosen resource parameter(s). Further the ability to compare the current
values against the given WCRA bounds and trigger a notification to software once the resource
capacity is exhausted, is desirable. If the latter feature is not supported, a periodic polling
of the counter in software is required. In this case the inaccuracy, i.e. the exceedance of the
resource capacity without immediate reaction, has to be taken into account when assigning
the WCRA bounds.
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(b) SoC and Implicitly Shared Resource Monitor: If the DMA-I/O device does not provide suf-
ficient monitoring facilities, similar features in the SoC and the targeted implicitly shared
resource can be utilised. As described in Section 4.2, modern SoC architectures implement
extensive debugging and monitoring features to overcome the limited visibility of the chip
behaviour due to the high integration level. The functionality is similar to device-built-in
monitoring counters, hence the same implementation applies. However, since those SoC mon-
itoring facilities are shared among all devices within the system, it has to be ensured that
enough instances are available to cover all devices.
(c) I/O-Bridge Monitor: When neither of the monitoring facilities are available, so-called I/O-
bridges can be used to extend the system functionalities. The bridge is implemented as an
interface between the I/O device and the SoC, implementing the monitoring functionalities.
The I/O-bridge proposed in [Pellizzoni and Caccamo (2007), Pellizzoni et al. (2008)] is im-
plemented as a PCI/PCIe debug extender card. The card connects the target system and
the PCI/PCIe device. While such an implementation is valid for interfaces, that provide SoC
external connectors, it is not for interfaces, that are integrated into the SoC. If such integrated
devices also cannot be covered by the means of (a) or (b), they cannot be integrated within
the proposed approach. As an alternative, their functionality can be replaced by an external
plug-in card in combination with one of the proposed integration methods.
For a particular device the choice of the appropriate monitoring method depends on the device,
the SoC features and the system requirements with respect to the performance of the device and
the combination with other devices. For instance, if high data rates are required, it is advisable
to allow device triggered DMA transactions; if the monitoring facilities of the SoC are already
assigned to other devices, a different approach has to be used or the data transfers of the device
need to be scheduled at a different process frame, if possible.
4.5.2. Interference-sensitive WCET Analysis Integration
When PEs and explicitly shared resources share the same implicitly shared resource it is required
to have common partitioning parameter(s), in order to be able to analyse their impact on each
other. Since the communality is the implicitly shared resource, the parameter(s) should be chosen
depending on that resource. For example, when sharing the system interconnect, its bandwidth,
i.e. the number of requests in a certain period, would be an adequate basis. Correspondingly, the
requests of PEs and DMA-I/O devices need to be translated into NoC transactions. For instance,
if the DMA-I/O device transfers packets of a given size s while each NoC transaction consists of
n ·s packets, n packets of the device are grouped to a single NoC packet. This transformation from
device to NoC packets also covers different DMA modi, such as single-packet and block transfers.
In order to apply the isWCET analysis, an upper bound on the total amount of requests of a
DMA-I/O device within a process frame has to be determined. Once the translation from the
device specific requests to the implicitly shared resource transactions and the upper bound are
known, the isWCET analysis can be applied. Since the requests of PEs and DMA-I/O devices
are translated to the same basis they are commonly considered as requests. In accordance to the
example for PEs in Figure 4.8, the interference-delay analysis of in-parallel scheduled processes
is augmented by the requests of DMA-I/O devices, which transfer data within the same process
frame. The set of DMA-I/O devices whose requests are scheduled to the same process frame, is
further referred to as IO||. In order to extend the computation of the interference-delay, the sets
of in-parallel scheduled processes P|| and explicitly shared resources IO|| are combined.
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Definition 13 (Masters Devices). The set of master devices MA is defined as the combination
of the set of processes P and the set of explicitly shared resource IO. Based on this, the set of
in-parallel scheduled master devices MA|| is defined as:
MA|| = {mam} , ∀m ∈
[
0,
∣∣P||∣∣+ ∣∣IO||∣∣− 1) ,
mam ∈ P|| ∨mam ∈ IO|| (4.38)

In order to compute the interference-delay, Equations 4.8 and 4.9 are extended as follows:
tseq (mah, rk) = d1 ·
h∑
i=0
cmai,rk (4.39)
tpll (mah, rk) = d|MA||| · cma0,rk +
h∑
i=1
(
d|MA|||−i · (cmai,rk − cmai−1,rk )
)
(4.40)
As for the computation of the interference-delay for PEs, it is required that the capacities cmai,rk
are sorted in ascending order. Equation 4.36 to compute the final isWCET bound does not need
to be adapted, instead the adapted Equations 4.39 and 4.40 have to be used to compute the
interference-delay. Since an I/O device does not provide a core-local WCET bound, it is assumed
as zero. Finally, Equation 4.36 can be applied, whereat ph has be replaced by mah. An example
for the computation of the parallel interference-delay is shown in Figure 4.11.
c
Accesses with Delay d4
Accesses with Delay d3
Accesses with Delay d2
MA||
ma3 = p1
ma1 = io0
ma0 = p0
ma2 = io1
Accesses with Delay d1
d1d2d3d4
Figure 4.11.: Interference-delay computation example, for processes p0, p1 and DMA-I/O devices
io0, io1, showing their capacities c and the respectively applied latencies di.
4.6. Process Integration
To integrate multiple applications on a target platform in the context of the presented monitoring
and analysis approach, a higher-level workflow is required. Such a workflow for the software
development is described in this section. It covers the basic workflow, the integration of the
monitoring and analysis approaches, as well as strategies to modify and optimise the computed
isWCET bounds towards superior system requirements.
4.6.1. Software Development Workflow
The workflow is depicted in Figure 4.12. It is focused on the Software Development but also shows
relevant parts of the System Development and Hardware Development, in approximation of the
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avionics guideline documents as shown in Figure 2.1. According to industry standards as DO-178
[RTCA (2012)] and ISO 26262 [ISO (2011)], development processes are requirements-based. The
first step in the software development is the software design. It is used to derive the software
requirements from the system functions and requirements, which were defined during system de-
velopment. Software requirements for example include desired functions and applications, data
dependencies, as well as timing and resource constraints. Initial timing requirements are usu-
ally assigned based on known constraints, e.g. on the execution frequencies and execution times,
but also based on experience from previous systems. During software design, the software re-
quirements are translated into the software architecture, which afterwards is implemented during
software development. To verify that timing constraints are met, timing analysis is applied. As
described in Section 4.3, the proposed timing analysis is split into core-local and interference-delay
analysis. The core-local analysis determines bounds for WCET and WCRAs for each application
and passes those information to the interference-delay analysis. The interference-delay analysis
uses those values to compute the isWCET bounds for in-parallel scheduled applications. Both
steps of the timing analysis require architecture parameters, such as a pipeline model if static
analysis is applied, and the resource access delays depending on the number of requesters. The
architecture parameters are determined within the computing architecture analysis as part of the
hardware development. Additionally, the interference-delay analysis requires the set of in-parallel
scheduled processes as an input. The initial mapping from processes to PEs and process frames
is computed during the scheduling analysis. Unfortunately, the scheduling analysis requires the
isWCET bounds of the applications, while the interference-delay analysis requires the process
mapping computed during scheduling analysis. To account for this circular dependency, the ini-
tial schedule is computed, based on the timing and resource constraints, which are defined within
the software architecture. The resulting isWCET bounds can be used within further iterations, to
optimise the system schedule and vice versa, until the requirements of the software architecture
are fulfilled.
Beneath checking the schedulability of the processes, the scheduling analysis also has to prove,
that Equation 4.41 is fulfilled. It ensures, that the resource requirements of in-parallel scheduled
process and explicitly shared resources do not overuse the respective resources.
crk ≥
|MA|||−1∑
i=0
cmai,rk , ∀rk ∈ R (4.41)
If it is not possible to define a schedule which fulfills the requirements, feedback edges (dotted
arrows) in the workflow allow to either change the implementation or the overall software architec-
ture, e.g. by relaxing the constraints for applications which did not meet the requirements, while
restricting other applications whose initial timing and resource contingents are not exhausted.
This describes a typical system engineering refinement approach. Once a final iteration through
scheduling and interference-delay analysis identifies a valid configuration, its parameters, i.e. the
process activation points and their bounds for WCET and WCRAs constitute the software config-
uration. This also includes the length of each process frame, which is determined by the maximum
isWCET bound over the in-parallel scheduled processes and I/O devices. In combination with the
software implementation they are used during execution at runtime.
While the isWCET analysis is part of the described workflow, the monitoring is a runtime mech-
anism. As such it is part of the software architecture. Accordingly, the defined functional and
temporal transparency, cf. Section 4.2, provide additional requirements to the software architec-
ture.
As indicated in Figures 2.1 and 4.12, the software development is only one part of the processes to
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Figure 4.12.: Exemplary software development workflow with integrated isWCET analysis.
develop a complete system. As such, the presented workflow shall be understood as an exemplary
integration of the described approaches into the system development.
4.6.2. Optimising the Interference-sensitive WCET Bounds
According to the presented workflow, the system design defines initial values for WCET bound and
resource capacities based on predefined requirements and experience. The final values are acquired
during iterations of the workflow. In general the isWCET bound depends on the WCRA bounds of
in-parallel scheduled processes and I/O devices. Hence, to influence the computed timing bounds,
the relation between the WCRA bounds of the respective processes has to be modified. This can
either be obtained by alternative schedules, i.e. changing the sets of in-parallel scheduled processes
and I/O devices or by directly changing the capacities of processes. Modifications to the schedule
are already included in the workflow, indicated by the iteration between interference-delay and
scheduling analysis. A general heuristics to optimise a schedule is to combine processes with
relatively low WCRA bounds with processes with higher WCRA bounds. Further, the WCRA
bounds of processes can directly be modified to, thereby influence the isWCET bounds. In the
context of mixed-criticality systems the WCRA bounds of a process can be reduced, as long as
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the probability of a suspension due to a capacity exhaustion still suits the design assurance level
of that process. Additionally, the QoS extension can be considered pro-actively by lowering the
WCRA bounds of a process, such that a minimal service can be guaranteed, while relying on the
QoS extension to increase the average-case performance during actual execution.
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This chapter describes the implementations for the different aspects of runtime resource usage
enforcement and isWCET analysis based on the described functionalities and discussed alternatives
in Chapter 4. It is divided into the description of the target architecture and the software layers
in Sections 5.1 and 5.2, the resource usage enforcement, cf. Section 5.3 and the timing analysis in
Section 5.4.
The implementation is focused on the NoC as the major implicitly shared resource. The con-
current use of other shared resources can be avoided. For instance, to avoid concurrency on the
main memory, different memory controllers can be mapped to individual cores while other cores
can load data and instructions out of a completely different source. However, the NoC in modern
SoCs usually connects all parts of the system, thus it is an integral part of the system which
has to be used. As explained in Section 4.2, from a core and application perspective requests
to individual parts of the memory hierarchy, i.e. platform caches and main memory, cannot be
distinguished. Therefore, the off-core memory resource has been introduced, which abstracts the
set of NoC, platform caches and the main memory.
5.1. Target Architecture
The Freescale P4080 [FSL (2012)], a state of the art COTS MPSoC, has been chosen as target
architecture. It is the reference platform for the Freescale QorIQ series of processors. The decision
towards this platform is based on experiences with platform vendors for previous airplane computer
systems as well as on the choices of recent evaluation platforms for future safety-critical systems.
As such, the P4080 is commonly used in research and industry to evaluate potential multi-core
architectures [Jean et al. (2012)]. It is under investigation in multiple research projects, such as
ARAMiS [BMBF (2011)], MUSE [FOKUS (2010)] and RECOMP [ARTEMIS (2010)].
Figure 5.1 shows a block diagram with the main functional blocks of the P4080. It contains the
PEs, examples for implicitly and explicitly shared resources and the SoC-level debug facility. The
following information are derived from the PowerPC ISA definition [IBM (2010)], e500mc core
manual [FSL (2011)] and the P4080 platform manual [FSL (2012)].
e500mc cores: The P4080 implements eight symmetric e500mc, 32bit PowerPC cores. The core-
local memory hierarchy includes separate L1 instruction and data caches (32KB, eight-way
set-associative, 64B cache lines), a unified L2 cache (128KB, eight-way set-associative, 64B
cache line) as well as separate mini instruction and data caches, termed Data Line Fill Buffer
(DLFB) (320B, fully-associative, 64B cache line) and Instruction Line Fill Buffer (ILFB)
(128B, fully-associative, fully-associative, 64B cache line), respectively. The L1 caches im-
plement the Pseudo Least Recently Used (PLRU) replacement strategy, while the L2 cache
can be configured to apply different streaming variants of the PLRU strategy. The elements
of the core pipeline and the core-local memory hierarchy are connected via the core interface
unit, likewise the core interface unit is connected with the SoC through the Bus Interface Unit
(BIU). The core further contains a 2-way superscalar pipeline with out-of-order execution and
in-order completion. The pipeline implements simple and complex integer as well as floating
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Figure 5.1.: Freescale P4080 block diagram, cf. [FSL (2011), FSL (2012)].
point, load/store and branch predictions units. For inter-core communication, the PowerPC
architecture defines a so-called doorbell exception mechanism. It can be used to trigger excep-
tions on other cores to redirect their control flow without an associated data transfer.
Off-core Memory: As stated above, the off-core memory includes the NoC, called CoreNet, the
level-3 (L3) platform cache and the main memory. CoreNet is the central interconnect in the
P4080, hence most of the device data transfers have to pass through the NoC. Exceptions are
dedicated communication channels between parts of the Data Path Acceleration Architecture
(DPAA), the network acceleration units. The interconnect also implements the coherency
mechanisms. Since, only very little information on the architecture of CoreNet are publicly
available, it is considered as a black box NoC. However, it is known, that it can process up
to four transactions in parallel. Thus, it could be considered as multi-channel resource. The
platform cache and the main memory provide two separate controllers each, while one L3
controller is assigned to one main memory controller. For that purpose, each pair of L3 cache
and main memory controller can be considered as individual shared resources with a single-
channel. As explained, from a core perspective the actual target of a load/store type instruction
cannot be determined in beforehand. That is, each instruction targets main memory, but might
be contained in the L3 cache. While the two pairs of L3 and main memory controller can be
distinguished via the physical address, it cannot be pre-determined which channel of CoreNet
is used for a certain transaction. For that purpose, the off-core memory is considered as two
separate resource instances with a single-channel for each of them. It is further referred to as
rNoC , i.e. cpi,rNoC defines a bound for the number off-core memory requests for process pi.
Explicitly Shared Resources: As a SoC architecture, the P4080 implements a variety of peripheral
interfaces. This includes typical slave I/O devices, such as SPI, UART and I2C, and DMA-
I/O interfaces, like PCI/PCIe, sRIO and dedicated DMA controllers. For spatial separation
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the P4080 implements units called Peripheral Access Management Unit (PAMU), which are
the I/OMMU implementation by Freescale. As such, they ensure the system address space
separations also for DMA-I/O devices by checking the target of each DMA transaction against
a mapping table. Accordingly, each DMA-I/O device is connected to CoreNet through a
PAMU.
Monitoring Facilities: The P4080 implements a SoC-level debug and performance monitoring fa-
cility, based on the Nexus standard [IEEE-ISTO (1999)]. This includes shared units for central
information gathering and processing as well as local monitoring facilities for the individual
units of the system, such as the e500mc cores. Details of the monitoring facility structure and
functionalities are described in Section 5.3.
5.2. Software Layers
This section describes the different software layers and their purposes, functionalities and inter-
actions. The general software structure is shown in Figure 5.2. Figure 5.3 illustrates the control
flows and interactions between different parts of the software layers.
Device Drivers
MPIC DMA
UART Debug
Interrupt and
Exception Handling
Scheduler
Memory Management
Process Management
Kernel
libsys
malloc/free
Process Control UtilitiesFilesystem Interface
Device Filesystem
Process Binary
Application Code
Hardware
syscall Interface
Figure 5.2.: Software structure and address spaces.
The software system is based on a bare-metal operating system layer, which in accordance
to Section 2.3 is referred to as SK. The SK has been developed as part of this thesis, its main
functionalities are the configuration and control of the underlying hardware, process management
and the implementation of temporal and spatial partitioning as described in Section 2.3. The SK
executes in the highest available privilege level, while the application software runs with reduced
privileges in isolated address spaces. As shown in Figure 5.2, the SK implements modules to
manage processes, memory allocation and exceptions. It interfaces the hardware via different de-
vices driver. In the current version drivers for the UARTs, the Multi-core Programmable Interrupt
Controller (MPIC) and DMA controllers are implemented. On the other hand, the SK provides an
interface to application software via System Calls (syscalls). The syscalls are grouped in memory
and process management, as well as filesystem calls which interface with the device drivers via the
device-filesystem. The syscalls are combined with basic utility functions into the system library
(libsys), which is linked with the object files of each application constituting a complete process
binary. Likewise, the SK is compiled into a separate binary.
Based on the structure of the software, Figure 5.3 depicts the control flow of the software system
and interactions between individual parts.
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On reset all but one core of the P4080 are disabled. The remaining core starts executing the
SK at its entry point once it has been loaded to memory. Its first task is the basic system setup,
which includes the initialisation of the underlying hardware, internal management structures and
device drivers. The final step of booting the system is to enable the inactive cores. Once the
initialisation is finished all cores execute the scheduling loop, periodically checking for available
processes. If a process has been found it is executed once the next scheduling event is triggered.
Therefor, the core MMU is configured and the processor context is switched from kernel to user
space. A process executes until it finishes its task or the next scheduling event occurs. The
scheduling event is a global exception, triggered via a counter in the MPIC and broadcasted to all
cores. Thereby, the implementation conforms to the described scheduling scheme in Section 4.1.2.
During process execution, the software can use the syscall interface to communicate with the kernel,
e.g. to allocate and free memory, create new processes and interact with the hardware. Further,
exceptions can redirect the control flow from a process to the kernel. The only sources of external
events within the current configuration are exceptions from the cores indicating errors, inter-core
communication, i.e. doorbell exceptions, and the UART to signal data data transfers from the
host system. Any other sources within the P4080 are disabled through the MPIC. Hence, the SK
provides a very deterministic execution environment, especially compared to standard embedded
operating systems, which from an application perspective suffer more or less random context
switches and software concurrency.
5.3. Runtime Resource Usage Enforcement
Within this section the implementation of the runtime resource usage enforcement is described.
While in Section 4.2 software-based and hardware-assisted solutions have been discussed, the im-
plementation is based on the latter approach. Software-based approaches are disregarded due to
the static source code and runtime overhead of the instrumentation, which can easily be avoided
by hardware-assisted approaches, whose prerequisites are commonly available in modern architec-
tures. For that purpose, first available implementation alternatives in the P4080 are examined
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while afterwards the implementation of the basic monitoring as well as of the QoS extension are
described. According to the described workflow, cf. Figure 4.12, the resource capacities and
core-local WCET bounds are determined via offline timing analysis. Thus, they are available at
runtime as part of the system configuration.
5.3.1. Monitoring Alternatives
Core Performance Monitoring Counter
The PowerPC architecture [IBM (2010)] defines so-called PMCs as shown in Figure 5.4. These
are counter registers which can be triggered on various events generated within the core pipeline.
Once enabled, each counter can be started and stopped automatically, e.g. depending on the
current processor privilege level. If the configured event occurs the counter is incremented. Each
counter can be configured to trigger an exception in reaction to an overflow and watchpoint events
on specific counter values. Further counters can be chained to increase the overall length and thus
the range of values.
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Figure 5.4.: PowerPC PMC simplified schematic, cf. [FSL (2011)].
The e500mc cores within P4080 provide four 32bit PMCs, which can be triggered on up to 256
events. Examples for such events are the number of fetched instructions, completed instructions,
individual instruction types and cache-related events. With respect to the monitoring of off-core
memory requests, the BIU request event is of particular importance. It includes explicit instruction
fetches, data load/store operations as well as accesses caused by pre-fetching and cache-related
write-backs. That means, as indicated by its name, the BIU request event is triggered on every
transaction which crosses the interface between the core and the NoC.
SoC Debug and Performance Monitoring Facility
As mentioned in Section 4.2, modern SoC architectures implement powerful debugging facilities to
provide sufficient insights into the actual system behaviour. The debug architecture of the P4080
implements the Nexus standard [IEEE-ISTO (1999)]. It includes an event and a trace path,
whereat the event path signals the occurrence of various events, while the trace path handles more
exhaustive information, such as timing information. Figure 5.5, shows an overview of the event
path. The trace path is not further discussed, since it is not required for the desired monitoring
mechanism.
The debug architecture is divided into component-specific and commonly used, cross-component
functional blocks. The component-specific blocks apply a pre-selection of events based on the par-
ticular target component, e.g. main memory, core or network interface. Hence only a subset
of the potential events can be traced during execution. Once any of the monitored events oc-
curs, the component-specific unit forwards it to the cross-component blocks. Accordingly, the
cross-component blocks gather all events from within the SoC. Further they are able to apply
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Figure 5.5.: P4080 debug and performance monitoring architecture event path, cf. [FSL (2012)].
post-processing and trigger subsequent events, such as interrupts. Beneath others, the cross-
component blocks contains the Event Processing Unit (EPU). The EPU can be used to apply
post-processing and combination of events, which also includes a counting ability. In combination
with the capability to generate interrupts, the same kind of functionality as with the core-local
PMCs can be realised.
Out of the available component-specific units, only the CoreNet-specific component can be used
to trace accesses from the cores to the off-core memory. While also the main memory controller
provides a component-specific block, it is not sufficient to rely on those events, since it cannot
trace requests which are processed by the platform cache.
5.3.2. Basic Monitoring
Considering the functionality of the core-local PMCs and the SoC debug architecture both of them
can be used to implement the runtime resource usage enforcement. However, while the SoC-level
solution could be configured as desired, the implementation revealed architectural limitations.
In particular, the CoreNet-specific block does not provide a sufficient number of event selection
facilities to apply the monitoring on each of the eight cores, which is essential to provide a safe
mechanism. Further, it is not possible to trace all required event types, i.e. read and write
requests. On the other hand, each core supplies private PMCs and the possibility to count all
off-core memory requests. For that purpose the final monitoring implementation leverages the
core-local PMCs as described in the following.
The implementation is based on the described bare-metal SK. The functionality of the PMCs
is covered in a device driver. The driver provides the following functionalities:
pm config(): The PMCs require a global configuration which defines common settings for all the
counters within a core. For the present case mainly the exception triggering mechanism needs
to be enabled. In order to safely handle occurring exceptions the respective callback functions
need to be registered. Listing 5.1 shows the corresponding source code. First the callback
for the INT PM exception, which is the exception associated to the PMCs, is registered to
int hdlr pm(), afterwards the exceptions are globally enabled.
1 void pm conf ig ( ) {
2 /∗ r e g i s t e r PM except ion c a l l b a c k func t i on ∗/
3 i n t r e g i s t e r (INT PM, int hd l r pm ) ;
4
5 /∗ enable except i on s f o r PMCs ∗/
6 r e g w r i t e (PMC GLB CFG, EXCP EN) ;
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7 }
Listing 5.1: Global PMC configuration function.
pm cnt config(): The pm cnt conig() function is responsible for configuring a PMC. This comprises
the selection of the event of interest, the configuration of the initial counter value and the
activation of the counter. Listing 5.2 shows the respective code snippet. The only argument
to the function is the desired capacity, i.e. the WCRA bound cpi,rNoC of the current process.
Since the PMCs only trigger exceptions on counter overflows, the initial value of a counter is
computed as 0x80000000 − cpi,rNoC , whereas 0x80000000 represents the first value of a 32bit
counter which triggers an overflow.
1 void pm cnt conf ig (unsigned int cpi,rNoC ) {
2 /∗ s e t i n i t i a l counter va lue ∗/
3 r e g w r i t e (PMC VAL, 0x80000000 − cpi,rNoC ) ;
4
5 /∗ enable counter and s e l e c t evt ∗/
6 r e g w r i t e (PMC CFG, PMC EN | EVT BIU ACCESS) ;
7 }
Listing 5.2: Configuration function for a single PMC.
int hdlr pm(): int hdlr pm() is the callback routine, which is invoked by the PMC ISR. The ISR is
only triggered on the overflow of a PMC, hence int hdlr pm() has to implement the suspension
routine. As defined in Section 4.2, the suspension routine has to avoid any further accesses
of the process to the shared resource until the end of the process frame or till all in-parallel
scheduled processes have finished execution. The e500mc cores do not provide means to cut
the connection between core and off-core memory. Hence, a process has to be suspended
completely. Listing 5.3 shows the respective source code.
1 void in t hd l r pm ( ) {
2 /∗ suspend cur rent p roce s s ∗/
3 proce s s suspend ( core [ this ] . c u r r e n t p r o c e s s ) ;
4
5 /∗ switch ISR context to ke rne l ∗/
6 nex t p ro c e s s = ke rne l ;
7 }
Listing 5.3: PMC overflow exception handler.
First the subroutine process suspend() is called, which, for evaluation purposes, sets the return
value of the process. In practical implementations this subroutine would include the described
error handling mechanisms. Afterwards the processor context is modified such, that the ISR
does not return to the process, but instead to the kernel. Once the ISR is finished the core
continues with the execution of the scheduler loop. As shown in Figure 5.3, once the pro-
cess context has been cleaned, the core searches for the next process and waits for the next
scheduling event to occur. If no suitable process has been found, the wait is executed imme-
diately. This is implemented such, that it puts the core pipeline to a halting state, waiting
for an exception. Therefore, it does not issue new resource requests. The current suspension
action does not handle outstanding write-backs. That is, the core-local caches still contain
instructions and data of the process, which will cause additional write back transactions once
they are evicted. In productive systems such outstanding requests either need to be considered
during the interference-delay analysis or avoided completely by invalidating the cache content
at runtime, i.e. clearing the valid bit of each cache line without updating system memory.
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Since the exhaustion of the resource capacity and the following suspension of the process are
considered as a faulty state, the loss of data is arguable.
The described driver functions are integrated into the SK, cf. Figure 5.3. The global configura-
tion pm config() is called during the basic system setup. Afterwards the pm cnt config() can be used.
It is invoked within the scheduling loop, during the process configuration. The resource capacity
is taken out of the configuration for the respective process. As described above, int hdlr pm() is not
actively called, i.e. its execution is triggered by the performance monitoring exception INT PM,
cf. Listing 5.1. If a process occupies multiple process frames within the major time frame the
same mechanism applies, i.e. its resource capacity is initialised based on the offline-computed
WCRA bound. Hence, the replenishment of the capacity of a process does not require any special
handling.
While the described implementation is based on the bare-metal SK described in Section 5.2,
a similar integration has been implemented in the context of the ARAMIS project by SYSGO
for their PikeOS product and by Cassidian for VxWorks. PikeOS is a commercial Real-Time
Operating System (RTOS), which has been used in multiple certified projects such as the Airbus
A350 [SYSGO (2008a)] and Airbus A400M [SYSGO (2008b)]. SYSGO’s implementation is based
on a collaboration in the context of this thesis. Likewise, VxWorks is a commercial RTOS applied
for certification projects, e.g. [Wind River (2004), GE (2009)].
5.3.3. Quality of Service Monitoring Extension
As described in Section 4.4, the QoS extension is based on a modified suspension routine. Instead
of directly suspending a process, its capacity-extendible flag is checked. If the process is enabled
for an extension, the re-calculation of the WCET bounds of the in-parallel scheduled processes
is performed, based on the updated capacity values. The update is implemented via inter-core
communication.
Accordingly, the int hdlr pm() callback function is extended. Further the additional function
int hdlr dbell () is introduced, which implements the update of the resource capacity of a process.
The inter-process communication is implemented based on the PowerPC doorbell mechanism.
As described, a doorbell can be used to trigger an exception on other cores. Accordingly, the
core which is calculating the capacity extension triggers the respective exception on all cores. In
response the callback function shown in Listing 5.4 is executed on all cores. It reads the current
value of the PMC and updates the configuration of the respective process. To signal the successful
update, the global synchronisation variable update finished is incremented. Since the increment is
done in parallel by multiple cores, it has to be performed atomically.
1 // g l o b a l synch ron i s a t i on v a r i a b l e
2 unsigned int u p d a t e f i n i s h e d ;
3
4 void i n t h d l r d b e l l ( ) {
5 /∗ suspend cur rent p roc e s s ∗/
6 core [ this ] . c u r r e n t p r o c e s s . pmc = 0x80000000 − r eg r ead (PMC VAL) ;
7
8 /∗ s i g n a l update ∗/
9 atomic inc ( u p d a t e f i n i s h e d ) ;
10 }
Listing 5.4: Doorbell exception handler.
The inter-core communication is implemented such, that a minimum interval of 1ms is enforced
between two subsequent communication requests. If that interval is not elapsed, the capacity
68
5.3. Runtime Resource Usage Enforcement
values from the last update are applied. As such, the communication mechanism is implemented
much like a periodically triggered update as described in Section 4.4. However, if cores request
updates less frequent than every 1ms, the actual runtime overhead is much lower.
Listing 5.5 shows the extended suspension routine. Lines 73 to 77 cover the basic functionality as
described previously, while the capacity extension is implemented in lines 25 to 69. The remaining
lines 1 to 10 and 13 to 22 document the meaning of the system configuration parameters and the
required global and local variables as well as their initialisation. Once the initialisation is finished,
the capacity-extendible flag of the process is checked. If it enables the process for an extension
the appropriate computation is performed. Therefor, an infinite loop is executed, which exits in
either of the following cases:
E-1 a sufficient capacity extension has been calculated (lines 56 to 61),
E-2 the computed extension is not sufficient to re-iterate through the loop (lines 64, 65).
In Case E-1 the process is allowed to be continued. On the other hand the variable suspend is still
set to true for Case E-2, i.e. the process will be suspended. To compute the capacity extension
c ext, first the resource capacities are updated (lines 28 to 35). To avoid frequent updates with only
minimal progress and to enforce the minimum interval between two communication requests, the
time since the last update is compared against the predefined configuration value comm threshold.
If the time since the last update is not sufficiently large, the previous capacity values are applied.
In effect, some computations of an extension can be based on older values. Since older values can
only be higher than the actual ones, this is a safe design. However, since higher resource capacities
cause increased isWCET bounds, this introduces overestimation which finally reduces the number
of additional requests. To trigger the doorbell exceptions, the doorbell() call is used. Once all
cores have updated their data, the time of the last update is set to the current time (line 34).
Likewise, the overhead for executing the suspension routine is determined based on the statically
known and the runtime parts (line 38). Afterwards, the maximum isWCET bound is computed
as described in Section 5.4 (lines 41 to 45) and the number of active cores is determined (lines 48
to 50). Based on the complete data set, the capacity extension can be computed within line 53.
Finally, the break conditions E-1 and E-2 are checked. Between two iterations the core waits for
a given interval (line 67), in order to allow other cores to progress and increase the likelihood of
a successful extension within the next iteration.
1 /∗ system c o n f i g u r a t i o n − conf
2 ∗
3 ∗ . ncores − number o f p h y s i c a l c o r e s
4 ∗ . l a t − a c c e s s l a t e n c i e s di
5 ∗ . comm threshold − time between two communications
6 ∗ . susp ovh t ime − temporal overhead o f int hd l r pm ( )
7 ∗ . su sp ovh req − WCRA bound o f int hd l r pm ( )
8 ∗ . e x t t h r e s h o l d − min . number a d d i t i o n a l r e q u e s t s
9 ∗ . e x t de l ay − time to wait between i t e r a t i o n s
10 ∗/
11
12 void in t hd l r pm ( ) {
13 stat ic unsigned int l a s t u p d a t e ;
14
15 bool suspend ;
16 unsigned int t p f , t e l , t ovh , t i s , r , i , c e x t ;
17
18
19 suspend = true ;
20 t p f = core [ this ] . t p f ;
21 t e l = get t ime ( ) − core [ this ] . c u r r e n t p r o c e s s . s t a r t ;
22 t ovh = get t ime ( ) ;
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23
24 /∗ check capac i ty−e x t en d i b l e f l a g ∗/
25 i f ( core [ this ] . c u r r e n t p r o c e s s . e x t e n d i b l e ) {
26 while (1 ) {
27 /∗ t r i g g e r in t e r−proce s s communication ∗/
28 i f ( ge t t ime ( ) − l a s t u p d a t e > conf . comm threshold ) {
29 u p d a t e f i n i s h e d = 0 ;
30 d o o r b e l l ( ) ;
31
32 while ( u p d a t e f i n i s h e d != conf . ncores ) ;
33
34 l a s t u p d a t e = get t ime ( ) ;
35 }
36
37 /∗ determine execut ion time overhead ∗/
38 t ovh = ( get t ime ( ) − t ovh ) + conf . susp ovh t ime ;
39
40 /∗ compute max . isWCET bound ∗/
41 t i s = 0 ;
42 for ( i =0; i<conf . ncores ; i++){
43 r = i s w c e t ( i , core [ i ] . c u r r e n t p r o c e s s . wcet s ) ;
44 t i s = ( r > t i s ) ? r : t i s ;
45 }
46
47 /∗ determine number o f a c t i v e p r o c e s s e s ∗/
48 r = 0 ;
49 for ( i =0; i<conf . ncores ; i++)
50 r = ( core [ i ] . c u r r e n t p r o c e s s . capac i ty > 0) ? r + 1 : r ;
51
52 /∗ compute capac i ty extens i on ∗/
53 c e x t = ( t p f − t e l − t ovh − t i s ) / conf . l a t [ r ]
54
55 /∗ r e c o n f i g u r e the PMC ∗/
56 i f ( c e x t >= conf . e x t t h r e s h o l d + conf . susp ovh req ) {
57 suspend = fa l se ;
58 pm cnt cfg ( c e x t ) ;
59
60 break ;
61 }
62
63 /∗ check i f ex t ens i on a l l ows another i t e r a t i o n ∗/
64 i f ( c e x t < conf . susp ovh req )
65 break ;
66
67 wait ( conf . ex t de l ay ) ;
68 }
69 }
70
71 /∗ suspend proce s s ∗/
72 i f ( suspend ) {
73 /∗ suspend cur rent p roc e s s ∗/
74 proce s s suspend ( core [ this ] . c u r r e n t p r o c e s s ) ;
75
76 /∗ switch ISR context to ke rne l ∗/
77 nex t p ro c e s s = ke rne l ;
78 }
79 }
Listing 5.5: Extended suspension routine, including the capacity extension.
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5.4.1. Core-local Analysis
The core-local analysis phase is required to determine bounds for the core-local WCET as well as
the WCRA of a process. This section describes two different implementations. The first is based
on static timing analysis, while the second relies on end-to-end measurements.
Static Analysis
The static analysis is based on a modified version of the commercially available timing analysis
framework aiT, developed by AbsInt. The analysis has been extended in collaboration with AbsInt.
The modifications comprehend the architecture model of the e500mc cores and modified micro-
architecture and path analyses to compute the WCRA bound, as discussed in Section 4.3.1.
The architecture model is based on an early prototype of the e600 core. Architectural differences
to the e500mc core have been derived from the processor manuals [FSL (2006), FSL (2011)].
The core-local memory hierarchy has been identified to possess the most severe differences. In
particular, the e500mc contains L1 instruction and data caches, a unified L2 cache and mini caches
for instruction and data, ILFB and DLFB, respectively. On the other hand, the architecture model
provides a single cache level only. Thus, the model can either abstract the L1 caches or the mini
caches by varying the cache size and the associativity. However, analyses with both configurations
indicate a significant impact of both cache levels, i.e. although ILFB and DLFB contain only two
and five cache lines, respectively, their impact on the analysis results cannot be neglected. As a
result, the computed bounds will contain a significant overestimation. Nevertheless, it shall be
understood, that the development of an accurate architecture model is very time consuming and
thus not feasible for a research project. Having this in mind, the prototype model is considered
sufficient for the evaluation of the approach.
The micro-architecture analysis has been extended to compute a bound for the number of off-
core memory requests per basic block. Therefor, the classification of memory requests as cache hit,
miss or unknown, which is available through the cache analysis, is used to distinguish core-local
(cache hit) and off-core (cache miss and unknown) memory requests. In order to provide a safe
approximation, accesses which are classified as unknown are treated as off-core requests. Further,
the analysis does not differentiate read and write requests, i.e. a basic block gets assigned a single
WCRA bound, containing the numbers for both request types. As a consequence, both kinds of
requests are considered with the same access latencies, although they might be different in reality.
Finally, the path analysis has been extended to compute the overall WCRA bound of an ap-
plication. Therefor, an additional ILP has been applied, which optimises towards the path with
the highest number of off-core memory requests. As discussed in Section 4.3.1, the computation
of the path with the longest execution time already accounts for off-core memory access latencies.
It has been outlined, that those latencies should be stripped from the resulting core-local timing
bound to increasing the accuracy of the timing analysis,. So far, the analysis does not implement
such a mechanism. Hence, the resulting isWCET bound includes additional overestimation since
an unknown number of requests is accounted twice.
End-to-end Measurement
As an alternative to static analysis, end-to-end measurements have been implemented. This in-
cludes timing and resource measurements for entire application executions. The timing measure-
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ments are based on the core timebase register. Since preemptions due to external events and other
processes can be excluded in the underlying SK, the timing measurements yield precise results.
Similarly, off-core requests are measured for entire executions. They are measured based on the
core PMCs as described in Section 5.3. As for the static analysis, read and write transactions
cannot be distinguished. In contrast to the static analysis, each timing measurement also traces
the resource usage. Hence, the latencies for off-core requests can be stripped from the measured
core-local execution times. The core-local measurements are taken in isolation, i.e. all but one
core are inactive. Accordingly, the minimal measured access latency is used to strip the request
latencies.
5.4.2. Interference-delay Analysis
The computation of the interference delay is covered in a separate analysis step. As discussed
above, the off-core memory is considered as a single-channel resource. Hence Equation 4.8 applies
for the calculation of the interference-delay. Further, since a single resource rNoC is considered,
Equations 4.36 to compute the resulting isWCET bound can be simplified as shown in Equa-
tion 5.1.
tis (ph) = ts,ph + d|P||| · cp0,rNoC +
h∑
i=1
[
d|P|||−i ·
(
cpi,rNoC − cpi−1,rNoC
)]
(5.1)
The interference-delay analysis step is covered in the function is wcet (), as shown in Listing 5.6.
The arguments to the function are the index of the process whose isWCET bound shall be com-
puted and the respective core-local WCET bound. The resource capacities of the processes are
deduced from the core[ i ]. current process .pmc variables. In the first step they need to be sorted
in ascending order and stored into the capa array (line 6). Afterwards Equation 5.1 is applied,
whereat the access latencies di are statically defined in the system configuration (lines 9 to 13).
Finally, the isWCET bound is returned (line 16).
1 unsigned int i s w c e t (unsigned int idx , wcet s ) {
2 unsigned int capa [ conf . ncores ] , id , i ;
3
4
5 /∗ s o r t p roc e s s c a p a c i t i e s ∗/
6 s o r t ( core , capa ) ;
7
8 /∗ compute i n t e r f e r e n c e−delay ( id ) ∗/
9 id = conf . l a t [ conf . ncore s − 1 ] ∗ capa [ 0 ] ;
10
11 for ( i =1; i<=idx ; i++)
12 id += conf . l a t [ conf . ncores − 1 − i ] ∗ \
13 ( capa [ i ] − capa [ i − 1 ] ) ;
14
15 /∗ r e turn r e s u l t i n g isWCET bound ∗/
16 return wcet s + id
17 }
Listing 5.6: isWCET bound computation.
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In this chapter the presented approaches are evaluated. This covers the mechanics of the runtime
monitoring, the core-local and isWCET analysis and the QoS extension. The evaluation is based
on the implementation described in Chapter 5. That is, the Freescale P4080 being the target
platform, running a bare-metal operating system layer in combination with static timing analysis
based on AbsInt’s aiT framework and measurement-based analysis using end-to-end measurements.
Further, the EEMBC Autobench benchmark suite [EEMBC (2013)] is used to construct different
application scenarios. As the foundation for the analysis, first the relevant target architecture
parameter, i.e. the off-core memory access latencies, are derived. Additionally, the selected
benchmarks of the Autobench suite are characterised.
6.1. Architecture Analysis
The architecture analysis has been identified as part of the hardware development, supplying input
information required for timing analysis, cf. Section 4.6. Parameters, such as cache hierarchy and
replacement policies have been summarised in Section 5.1. Further parameters like clock rates are
derived from the platform and board manuals. The evaluation has been performed on the revision
1.0 of the P4080. The e500mc cores are clocked at 1.2 GHz, while the CoreNet and main memory
controllers are operated with 600 MHz. As an additional step, the off-core memory latencies are
determined to perform the isWCET bound computation. They are derived by measurements,
considering the interference by PEs and DMA-I/O devices. In the following section the basic
measurement approach is described. Afterwards, the results for concurrent off-core requests by
PEs and DMA-I/O devices are extracted.
6.1.1. Measurement Setup
To measure the impact of concurrent off-core memory accesses a synthetic interference application
(synthetic Interference (sInt)) has been created which is targeted towards maximum load on the
NoC. For that purpose the application constantly issues load/store instructions, which are aligned
such, that the usage of core-local caches is minimized. Since the application is running bare-metal,
the synchronisation as well as the activities of all PEs can be controlled in a way, such that no
preemptions or intermediately scheduled applications disturb the measurements. The schematics
of sInt are shown in Listings 6.1 and 6.2. Listing 6.1 shows the application body, while Listing 6.2
depicts the details of the access pattern.
The body of the applications contains the main loop which is executed within one thread per
core. At the beginning of the loop the local caches are flushed and invalidated, such that no valid
entries are retained. Afterwards a barrier operation is used to synchronise all cores. The barrier
is implemented based on the doorbell and wait mechanism of the e500mc cores. In particular,
all, but the last core execute the wait instruction, which puts the core in a idle mode, pausing
execution until an exception occurs. The last core issues a doorbell, which wakes all cores at
the same point in time. Thereby, a very tight synchronisation of up to the same instruction is
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achieved. This has been verified by an external debugger, that halts the system once one of the
cores reaches the first instruction after the wait instruction. Once the synchronisation has been
performed, the actual measurement code is executed. This loop executes for NMEAS iterations to
mitigate timing differences and gain statistically relevant results. Such timing difference can for
instances be caused by clock domain synchronisations and different DDR states. NMEAS is set to
100, since no significant changes in the dataset could be observed for larger values.
1 for ( i =0; i<NMEAS; i++){
2 f l u s h i n v a l i d a t e c a c h e s ( ) ;
3 b a r r i e r ( ) ;
4
5 time ( ) ;
6 meas loop (OPERATION, NBYTES, GAP, ADDR) ;
7 time ( ) ;
8 }
Listing 6.1: Main body of the sInt application.
The parameters to the measurement are OPERATION, ADDR, GAP and NBYTES.
OPERATION: The application can either issue load or store operations, that is, OPERATION is
set to read or write. During execution the PEs are virtually divided into master and slave
cores, whereat only the master reports the measured execution time, while the slaves cause
interference to the master’s off-core memory requests. The OPERATION parameter for master
and slave cores can be chosen independently, while the remaining parameters are equal for all
cores. Thus, the application can be executed in the following four master-slave configurations:
read-read, read-write, write-read and write-write.
ADDR: The ADDR parameter defines the target address of the load/store instructions. Through
the physical memory layout this also defines the target memory device. Initially, the measure-
ments were targeted towards the platform caches, which can be configured as Static Random
Access Memory (SRAM) and accessed as dedicated address space. To acquire off-core latencies
the main memory is configured as target memory. The addresses of different cores are config-
ured such, that each core accesses a private memory segment. Hence, additional overhead due
to coherency is avoided.
GAP: The GAP parameter is essential to control the usage of the core-local caches. Since the
measurements are intended to stress the off-core memory, core-local requests shall be avoided.
Local-caches can only be disabled to a certain extend, i.e. the mini caches DLFB and ILFB
cannot be disabled. Hence, it has to be ensured that subsequent requests do not hit cache
lines which are already present in the DLFB. Considering a cache line size of 64B, the byte
offset between two consecutive accesses is set 64B. The byte offset is further referred to as
GAP parameter. Figure 6.1 shows different GAP values in relation to a 64B cache line.
   0               4               8               C               
0x000c0010      00000000 00000000 00000000 00000000
0x000c0020      00000000 00000000 00000000 00000000
0x000c0030      00000000 00000000 00000000 00000000
0x000c0040      00000000 00000000 00000000 00000000
0x000c0050      00000000 00000000 00000000 00000000
0x000c0060      00000000 00000000 00000000 00000000
0x000c0070      00000000 00000000 00000000 00000000
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Figure 6.1.: Access Pattern with different GAP values (8B and 64B) in relation to a cache line of
size 64B.
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NBYTES: The amount of load/store operations for one call of the meas loop is defined with the
NBYTES parameter. The used configuration of 4096B per iteration is defined based on the
number of PEs (8), the size of the platform cache (2MB) and the value of the GAP parameter
(64B). The platform cache size is considered, since the measurements are initially designed
towards the platform cache and a comparison to the main memory.
The actual measurement loop, Listing 6.2, contains a loop of load/store instructions (lines 6 to
17), surrounded by initialisation (line 2) and cleanup code (line 23) for stack handling.
1 #define meas loop
2 a sm meas in i t
3
4 mr ADDR, %0;
5
6 1 :
7 stb 0x2a , 0x000 (ADDR) ;
8 stb 0x2a , 0x040 (ADDR) ;
9 stb 0x2a , 0x080 (ADDR) ;
10 stb 0x2a , 0x0c0 (ADDR) ;
11 stb 0x2a , 0x100 (ADDR) ;
12 stb 0x2a , 0x140 (ADDR) ;
13 stb 0x2a , 0x180 (ADDR) ;
14 stb 0x2a , 0x1c0 (ADDR) ;
15 add . ADDR, ADDR, gap x ; // gap x = GAP ∗ 8
16 cmpw 7 , a d d r l a s t , ADDR; // a d d r l a s t = ADDR + NBYTES ∗ GAP
17 bgt 7 , 1b ;
18
19 asm meas c lean
Listing 6.2: sInt application inner loop for store operations and a GAP size of 64B.
During measurements the number of active PEs is increased from one to eight. If a PE does
not contribute to a measurement it waits within a barrier, i.e. waiting in a halting state. Hence,
the inactive PEs will not interfere with the active ones.
6.1.2. Processing Element Latency Dependence
First, the maximum impact of multiple PEs, that concurrently access off-core memory is quantified.
Therefor, the described measurement approach is applied. Local-caches and branch prediction are
disabled to avoid any known positive pipeline effects. The results are summarised in Table V and
Figure 6.2. Figure 6.2 shows the access latency for each combination of read and write accesses (y
axis) over the number of active cores (x-axis). As described in Chapter 5, read and write accesses
are not distinguished in the current implementation. To safely account the access latencies the
measured maximum values are used. They are highlighted in Table V using a bold font.
Table V.: Maximum off-core memory access latencies depending on the number of concurrent PEs,
with overall maximum values highlighted bold.
Latency [cycles]
Cores 1 2 3 4 5 6 7 8
read-read 41 70 106 140 226 342 364 483
read-write 41 75 171 269 296 439 460 604
write-read 39 66 98 136 225 284 319 422
write-write 39 164 245 463 517 737 784 1007
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Figure 6.2.: Maximum off-core memory access latencies over the number of active cores.
Proving the measured latencies against Equation 4.2 reveals, that the relation is not fulfilled
for all pairs di, di+1. That means, relative access latencies do not constantly increase. On the
other hand, the results do not conform to Equation 4.17 for multi-channel resources. Hence,
solely based on the results, the off-core memory cannot be classified as single- or multi-channel
resource. However, considering the SoC architecture, the usage of a single memory controller and
the rather small deviations between the results and Equation 4.1, the off-core memory is treated
as a single-channel resource. The deviations between the measured latencies and Equation 4.1
can most likely be explained with the complexity of the path from the core pipeline to the main
memory. That is, without detailed information on the implementation of the system it is very hard
or even impossible to trigger worst-case behaviour in every single part of that hierarchy. For the
same reasoning the acquired values shall not be considered as absolute worst-case values. While
they are sufficient for the evaluation of the approach, the architecture analysis for a real system
needs to be more exhaustive and should rather be based on detailed platform design information
or an accurate model of the memory hierarchy, instead of pure measurements.
In a similar manner as for the maximum latencies, the minimum latencies are acquired. Instead
of stepping through the whole address space of NBYTES · GAP bytes, the meas loop cycles over an
address space of 6· GAP. With respect to the main memory controller, this should cause viewer
row switches, reducing the overall latency to a minimum. The results are shown in Table VI, the
overall minimum values are highlighted with a bold font.
Table VI.: Minimum off-core memory access latencies depending on the number of concurrent PEs,
with overall minimum values are highlighted bold.
Latency [cycles]
Cores 1 2 3 4 5 6 7 8
read-read 32 48 64 84 104 124 144 172
read-write 32 48 84 120 160 204 252 288
write-read 20 24 36 40 44 48 60 76
write-write 20 48 68 88 76 120 184 220
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6.1.3. DMAI/O Device Latency Dependence
As described in Section 4.1, beneath PEs, DMA-I/O devices compete for the shared NoC. While
DMA-I/O devices can be very different, their effect on the NoC and thus on the rest of the system
can be abstracted as additional requests due to their DMA capabilities. Accordingly, to quantify
the effect on the target platform, the built-in DMA controllers are used. To measure their impact,
the sInt application is extended to additionally configure DMA transfers, which are scheduled
in parallel to the requests of the PEs. Therefore, the last core does not execute the described
meas loop, but instead controllers the DMA controllers. The P4080 provides two DMA controllers
with four channels each. At a time only one of the channels per controller can access the NoC.
Each channel is configured to transfer a data block of 4MB in size. As for the measurements of
the PE interference, the number of active DMA channels is constantly increased until all of them
are active. The results are shown in Figure 6.3 and Table VII. The particular impact of the DMA
transfers can be seen for the active masters values from seven to fourteen. Since the results for
concurrent PEs are equal to the results in Table V, they are shortened in Table VII.
Table VII.: Impact of DMA-I/O devices on the off-core memory access latency.
Latency [cycles]
Cores 1 ... 7 8 9 10 11 12 13 14 15
read-read 41 364 500 501 502 500 501 502 495 497
read-write 41 460 560 556 556 559 620 618 618 617
write-read 39 319 521 519 520 523 528 523 531 525
write-write 39 784 902 904 904 902 988 994 997 993︸ ︷︷ ︸ ︸ ︷︷ ︸
cf. Table V DMA Interference
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Figure 6.3.: Impact of DMA-I/O devices on the off-core memory access latency.
As suspected, the results prove a similar impact of DMA requests than concurrent requests by
PEs. When assessing the results one shall bear in mind, that even though eight DMA channels
are plotted, only two of them can access the shared memory in parallel.
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6.2. Benchmark Characterisation
The evaluation of the isWCET analysis and the QoS extension are based on a subset of the
EEMBC Autobench benchmark suite. Although those benchmarks are not designed for timing
analysability, they are chosen as a representative set of real-world applications. Each of the selected
benchmarks is ported to the target platform and SK. Since the benchmark suite is not designed
towards multi-core systems the main benchmark functions and the initialisation routines needed
to be adapted in order to be executable on multiple cores. The available code for performance
measurements within the benchmarks has been replaced to fit the needs of the evaluation.
Table VIII shows the configuration and characterisation of the selected benchmarks. It lists
the benchmark name, the number of iterations within its main function, the multi-core sensitivity
(msens) and the number of off-core requests per micro second. The multi-core sensitivity describes
the execution time increase, when comparing isolated and concurrent execution. In isolation the
respective benchmark is executed on one core, while the remaining cores execute a wait instruction
within the scheduler loop. For concurrent execution different workloads are scheduled in parallel
to the measured benchmark. To cover the benchmark behaviour under different interference
configurations three different workloads are executed concurrently. The listed results reflect the
respective maximum over all measurements. Firstly, each benchmark is executed in parallel to
instances of them self. Secondly, the sInt application is scheduled on the remaining seven cores,
while for the third case the cacheb benchmark is used. Over the available EEMBC benchmarks
cacheb is the one that is designed for the highest amount of cache misses and thus off-core requests.
The number of off-core memory requests has been measured using the core PMCs described in
Section 5.3. The measurements have been taken once with enabled L1 and once with enabled L1
and L2 caches. Based on the multi-core sensitivity and the accesses over time the locality of the
benchmarks is classified. A high locality describes a benchmark which executes most of the time
on core-local resources and thus is relatively insensitive against concurrent execution. Accordingly,
benchmarks with a low locality are sensitive to concurrent execution and issue a high amount of
off-core requests over time. Finally, based on the benchmark algorithms [EEMBC (2013)], an
exemplary target application is assigned. For instance, Fast Fourier Transform (FFT) algorithms
are intensively used for object detection in images [Dubout and Fleuret (2012)].
Table VIII.: Benchmark characterisation, showing the number of iterations, the multi-core sensi-
tivity msens and the resource requests over time a/t for different cache configurations
as well as the locality and exemplary application domains.
Benchmark Iterations
L1 Caches L1, L2 Caches
Locality Application Domain
msens a/t [1/us] msens a/t [1/us]
cacheb 100000 15.53 86.4 8.57 69.0 Low Data Loading
iirflt 10000 10.09 43.2 1.14 1.7 Medium Audio Processing
rspeed 100000 14.25 105.8 16.16 99.1 Low Control
a2time 10000 12.95 83.0 14.90 82.5 Low Control
bitmnp 1000 1.50 4.2 1.06 0.9 High Display
tblook 10000 2.03 8.2 1.43 3.7 High Image Processing
matrix 10 2.87 10.5 1.08 0.8 High Optimisation
aifftr 4 8.82 30.4 1.05 0.1 Medium Image Processing
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6.3. Resource Usage Enforcement
In this section the functional behaviour of the resource usage enforcement shall be demonstrated
to ensure, that the partitioning mechanism works as desired. For that purpose three different
scenarios are constructed:
Sc-1 isolated: where core pe0 executes the reference benchmark, while the remaining cores are
inactive,
Sc-2 interfered: similar to Sc-1, but with interference by additional benchmarks executed on
cores pe1 to pe7. To increase the interference, the concurrent benchmarks are executed in
a loop which exits once the reference benchmark on pe0 terminates.
Sc-3 partitioned: similar to Sc-2, but with enabled resource usage enforcement on all cores.
As reference benchmark bitmnp has been chosen, while the remaining benchmarks are scheduled
on cores pe1 to pe7 to introduce interference for Scenarios Sc-2 and Sc-3. To intense the effect of
interference, all caches are disabled, i.e. only ILFB and DLFB are enabled. It shall be understood
that this is solely for demonstration purposes. For Scenario Sc-3, the benchmark resource capac-
ities ccfg, cf. Table IX, are acquired by measurements. The results for each scenario are shown
in Figures 6.4, 6.5 and 6.6, respectively. Each figure shows a single plot per active core, whereat
every plot depicts the number of off-core memory requests c over time. Since for Scenario Sc-1
only the first core is active, the others are not shown. Red triangles indicate the suspension of a
benchmark due to a resource capacity violation. Additionally, the observed execution times tobs
and off-core memory requests cobs are summarised in Table IX.
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Figure 6.4.: Observed resource usage c over time for Scenario Sc-1.
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Figure 6.5.: Observed resource usage c over time for Scenario Sc-2.
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Figure 6.6.: Observed resource usage c over time for Scenario Sc-3.
Table IX.: Observed execution times tobs, off-core memory requests cobs and configured capacities
ccfg for Scenarios Sc-1, Sc-2 and Sc-3.
Benchmark
Scenario Sc-1 Scenario Sc-2 Scenario Sc-3
tobs
[ms]
cobs tobs
[ms]
cobs tobs
[ms]
cobs ccfg cobs
−ccfg
bitmnp 1053 20906919 2823 19948232 1581 20048632 21886890 -
cacheb - - 3201 27498647 795 8687353 8687344 9
iirflt - - 2953 24406444 749 7907687 7907677 10
rspeed - - 3537 29383240 998 10845092 10845083 9
a2time - - 2890 24346857 166 1377826 1377816 10
tblook - - 3770 27914081 1902 25021973 25021964 9
matrix - - 3026 20869693 527 4378300 4378291 9
aifftr - - 3010 26112340 248 2187481 2187468 13
The comparison of the results for one shows the impact of interference and also the correct
functioning of the resource usage enforcement. While the bitmnp benchmark in isolation finishes
after 1053ms, its execution time is increased to 2823ms for Scenario Sc-2. For Scenario Sc-
3 the benchmarks on cores pe1 to pe7 are suspended once they reach their resource capacity.
Accordingly, the execution time of the reference benchmark is reduced to 1581ms. Table IX
further shows the difference between the configured resource capacity ccfg and the observed value
cobs for Scenario Sc-3. It can be seen, that the observed capacities slightly deviate from the
configured values by about 9 to 13 requests. This deviation is a combination of the overhead of
suspending a process and the reaction time of the overflow exception. The overhead for executing
the suspension routine is quantified in Table X, it shows statically analysed as well as measured
results for different cache configurations. Since the architecture model used for the static analysis
can only model a single cache layer, it only reports results for disabled L1 and L2 caches, i.e.
solely ILFB and DLFB enabled. As can be seen, the overhead listed in Table X is much higher
than the deviation shown in Table IX. This is explained by the implementation of the ISR, which
freezes the PMCs in the beginning, i.e. most of the requests during the execution of the ISR
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are not monitored. This is essential to avoid another overflow exception from being triggered
immediately.
Table X.: Overhead for the suspension routine, showing the execution time t and the off-core mem-
ory requests c for different cache configurations and analysis methods.
Static Analysis Observed
t [us] c t [us] c
DLFB, ILFB 30 714 25 203
L1 Caches - - 14 129
L1, L2 Caches - - 10 67
Additionally to the overhead for executing the ISR, a certain amount of time is spent between
the occurrence of the overflow event and the actual execution of the ISR. This time is generally
referred to as interrupt latency. The e500mc manual [FSL (2011)] lists a latency of ≤ 10ms, unless
a guarded load or a cache-inhibited stwcx. instruction is in the last completion queue entry of the
core pipeline. For the latter cases the latency is determined by the target memory location of the
instruction.
6.4. Core-local Analysis
The core-local analysis is evaluated towards two aspects. Firstly, the impact of the limited capa-
bilities of the architecture model, applied for the static analysis, and secondly, the overestimation
of the static analysis compared to measured execution times are quantified.
6.4.1. Architecture Model Limitations
As described in Section 5.4.1, the architecture model used for the static analysis is a prototypical
version of the e500mc core, which is based on an earlier e600 model. As described in Chapter 5,
this prototype provides a single cache level only, i.e. in comparison to the e500mc hardware, which
contains three levels (ILFB, DLFB, L1 and L2), two cache levels are missing. This part of the
evaluation is used to quantify the impact of the missing cache levels on the core-local analysis
results. Table XI shows the computed core-local WCET bounds (ts,pi) and WCRA bounds (cpi)
for the following configurations of the static analysis framework:
SA-1 All load/store instructions are handled as cache misses, i.e. the configuration models a
core without any caches.
SA-2 The available cache level is used to represent the ILFB and DLFB, i.e. two fully-
associative, 64B cache lines for the instruction and five fully-associative 64B cache lines
for the data side.
SA-3 The available cache level is used to model the L1 instruction and data caches, i.e. 64 sets,
8-way associative, 64B cache lines for the instruction and the data side, respectively.
Based on the individual results, Table XI also lists the reduction for Configurations SA-2 and
SA-3 relative to Configuration SA-1.
The comparison of the achieved reductions with ILFB, DLFB and L1 caches clearly shows, that
the effect of the L1 caches is higher, which is expected due to the significantly larger cache size.
However, the impact of ILFB and DLFB cannot be neglected as well. As a conclusion of this
comparison it shall be remembered, that the missing cache levels in the architecture model are
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Table XI.: Static analysis results for different cache analysis configurations of the architecture
model, showing the core-local WCET bounds ts,pi and the resource capacities cpi .
Benchmark
SA-1 SA-2 SA-3
Reduction [%] Reduction [%]
100− SA-2·100
SA-1
100− SA-3·100
SA-1
ts,pi
[ms]
cpi
[106]
ts,pi
[ms]
cpi
[106]
ts,pi
[ms]
cpi
[106]
ts,pi cpi ts,pi cpi
cacheb 832 20.5 424 9.9 318 7.2 49.0 51.7 61.8 64.7
iirflt 1238 30.3 532 13.3 399 9.6 57.0 55.9 67.8 68.3
rspeed 1624 38.9 905 19.5 398 9.9 44.3 49.9 75.5 74.6
a2time 303 7.3 162 3.3 47 1.2 46.5 54.9 84.6 83.2
bitmnp 7468 172.8 2586 54.5 2052 40.7 65.4 68.5 72.5 76.4
tblook 5740 138.9 2664 63.2 1249 29.5 53.6 54.5 78.2 78.7
matrix 12707 301.8 6451 137.4 4145 78.0 49.2 54.5 67.4 74.1
aifftr 19519 478.6 7882 197.8 4838 122.5 59.6 58.7 75.2 74.4
a cause for major overestimation when comparing the static analysis results with the measured
behaviour of a system with fully enabled caches.
6.4.2. Overestimation
To assess the quality of the static analysis results, their overestimation is quantified. As discussed
in Section 2.4, the real WCET of an application is generally unknown, thus, it is not possible
to exactly quantify the overestimation of analysis results. However, it is a common approach
in literature to compare the statically computed bounds with the maximum observed values, cf.
[Souyris et al. (2005), Thesing et al. (2003)]. Accordingly, Table XII shows the comparison of
the static bounds for execution time ts,pi and resource capacity cpi , with the observed maximum
execution time tobs and number of off-core memory requests cobs. Considering the limitation
of the architecture model with respect to the abstracted cache levels, the measured values are
obtained with disabled caches. In consequence the measured values are comparable to the static
analysis with Configuration SA-2. Furthermore, since in the current version of the static analysis
the off-core requests on the worst-case timing path cannot be stripped from the timing bounds,
the measured timing bounds also include the access latencies. To quantify the overestimation
Table XII lists the deviation of the statically analysed bounds relative to the observed values.
As can be seen from the results, the absolute overestimation greatly depends on the benchmark,
which is as expected. Over all benchmarks the overestimation ranges from about 14% to 8900%,
while the overestimation for execution time and off-core requests for a benchmark is roughly within
the same order of magnitude. The dramatic overestimations for the matrix and aifftr benchmarks
are mostly explained through their code structure, which contains hard to analyse triangular
loops. Triangular loops, are nested loop structures, where the number of iterations are related to
each other. This often causes either huge state space or reduced tightness, i.e. overestimation,
depending on the applied trade-off. Since the size of the state space and the amount of analysis
time was not maintainable, the trade-off for the evaluations has been chosen towards reduced
analysis complexity, which ultimately causes significant overestimations for the matrix and aifftr
benchmarks.
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Table XII.: Overestimation of core-local static analysis, comparing the bounds for WCET ts,pi
and off-core requests cpi with the observed maximum execution time tobs and off-core
requests cobs.
Benchmark
Static Analysis Observed
Deviation
static·100
observed
− 100
ts,pi [ms] cpi [10
6] tobs [ms] cobs [10
6] t [%] c [%]
cacheb 424 9.9 372 8.7 14.0 13.9
iirflt 532 13.3 363 9.3 46.7 43.0
rspeed 905 19.5 450 14.9 101.2 30.7
a2time 162 3.3 68 1.9 138.2 68.6
bitmnp 2586 54.5 1082 22.7 139.1 140.5
tblook 2664 63.2 1341 29.6 98.7 113.7
matrix 6451 137.4 231 4.4 2695.8 3054.1
aifftr 7882 197.8 89 2.2 8714.5 8874.4
6.5. Interference-sensitive Analysis
The goal of this part of the evaluation is to assess the benefit of using the isWCET analysis over
straight forward approaches. As reference the minimum-Contention (minCont) and maximum-
Contention (maxCont) approaches are considered. For maximum contention all off-core requests
are assumed to suffer full interference by the remaining cores. This approach is especially required
if no assumptions on the in-parallel scheduled applications and the underlying software can be
made. It is for instance applied in [Schliecker et al. (2010), Yun et al. (2012), Behnam et al.
(2012)]. The execution time tmax for maxCont is computed based on Equation 6.1. The latency
d|P||| depends on the number of in-parallel scheduled processes
∣∣P||∣∣, i.e. ∣∣P||∣∣ = 8 for the P4080.
tmax (ph) = ts,ph + d|P||| · cph,rNoC (6.1)
The minCont approach represents the single-core execution of each process, hence the off-core
memory access latency for a single active PE represented by d1, is considered, cf. Equation 6.2.
tmin (ph) = ts,ph + d1 · cph,rNoC (6.2)
The isWCET bounds are computed with Equation 5.1. The applied access latencies are high-
lighted with a bold font in Table V.
In the following the results for three different setups are presented.
IS-1 Static core-local analysed, whereat the available cache level models ILFB and DLFB
(Table XIII). This setup is used to evaluate the results of the static analysis.
IS-2 Measurement-based core-local analysis with disabled caches (Table XIV). Since caches are
disabled, this setup is the reference for the comparison to the statically analysed setup.
IS-3 Measurement-based core-local analysis with enabled L1 and L2 caches (Table XV). In
contrast to Setup IS-2, this represents a more realistic configuration.
It shall be noted, that the latencies for the off-core requests have been stripped from the timing
bounds for Setup IS-3. That is, the off-core memory requests which have been traced during
the maximum observed execution timing, have been accounted with the minimum latency, cf.
Table VI, and subtracted from the core-local execution time. Hence, the acquired data represent
the core-local analysis as described in Section 4.3.1. For Setup IS-2 the latencies have not been
stripped, to retain the same basis for comparison to Setup IS-1.
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Each of the Tables XIII to XV shows the core-local bounds for execution time ts,pi and the
number of off-core requests cpi , which are used to compute the minCont, maxCont and isWCET
bounds tmin, tmax, tis, respectively. To compute the isWCET bounds, it is assumed that all of
the listed benchmarks are scheduled in parallel. Based on the computed bounds, the deviation
between tis and tmin, as well as the achieved reduction for tis in comparison to tmax are shown.
Table XIII.: isWCET assessment for Setup IS-1, showing the core-local WCET bound ts,pi and the
capacity cpi , comparing the isWCET bound tis, the maxCont tmax and the minCont
tmin.
Benchmark
ts,pi cpi tmin tmax tis Deviation [%] Reduction [%]
[ms] [106] [ms] [ms] [ms] tis·100
tmin
− 100 100− tis·100
tmax
cacheb 424 9.9 762 8732 7500 883.9 14.1
iirflt 532 13.3 988 11728 9722 884.1 17.1
rspeed 905 19.5 1572 17276 12751 711.4 26.2
a2time 162 3.3 274 2907 2907 961.9 0.0
bitmnp 2586 54.5 4448 48329 27937 528.0 42.2
tblook 2664 63.2 4824 55711 29792 517.6 46.5
matrix 6451 137.4 11144 121725 43714 292.2 64.1
aifftr 7882 197.8 14641 173883 47210 222.5 72.8
Table XIV.: isWCET assessment for Setup IS-2, showing the core-local WCET bound ts,pi and the
capacity cpi , comparing the isWCET bound tis, the maxCont tmax and the minCont
tmin.
Benchmark
ts,pi cpi tmin tmax tis Deviation [%] Reduction [%]
[ms] [106] [ms] [ms] [ms] tis·100
tmin
− 100 100− tis·100
tmax
cacheb 372 8.7 669 7668 5363 701.8 30.1
iirflt 363 9.3 681 8190 5598 721.6 31.6
rspeed 450 14.9 960 12976 6829 611.5 47.4
a2time 68 1.9 134 1696 1696 1163.0 0.0
bitmnp 1082 22.7 1856 20099 8518 358.9 57.6
tblook 1341 29.6 2351 26165 9013 283.3 65.6
matrix 231 4.4 380 3886 3352 783.3 13.7
aifftr 89 2.2 165 1939 1890 1047.3 2.5
In contrast to the results in Table XIV, the results for enabled caches represent an optimised
system. Since the benchmarks are relatively small, larger portions of code and data fit into the
local caches, which in turn reduces the number of off-core memory requests. As a consequence the
resulting timing bounds are significantly smaller.
The results for Setups IS-2 and IS-3 are representative for different kinds of systems. Whereas
the applications in Setup IS-2 do not entirely fit into the core-local caches or do not properly
utilise them, the applications in Setup IS-3 have a higher cache utilisation. As a consequence,
Setup IS-2 produces a higher amount of off-core requests, which in turn causes higher timing
bounds. From a use case perspective the comparison of those results indicate the impact of the
system configuration and the application characteristics on the resulting timing bounds.
Considering the results of all three setups, it can be seen, that the isWCET approach can greatly
reduce the timing bounds in comparison to the maxCont approach. Given by the computation of
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Table XV.: isWCET assessment for Setup IS-3, showing the core-local WCET bound ts,pi and the
capacity cpi , comparing the isWCET bound tis, the maxCont tmax and the minCont
tmin.
Benchmark
ts,pi cpi tmin tmax tis Deviation [%] Reduction [%]
[ms] [106] [ms] [ms] [ms] tis·100
tmin
− 100 100− tis·100
tmax
cacheb 34 2.3 114 1996 493 333.2 75.3
iirflt 57 0.1 60 136 116 92.0 15.0
rspeed 53 5.3 233 4468 612 162.8 86.3
a2time 7 0.6 29 524 231 710.6 55.9
bitmnp 149 0.1 154 262 225 46.7 14.1
tblook 108 0.4 122 449 289 136.4 35.6
matrix 21 0.0 21 35 32 50.0 8.5
aifftr 11 0.0 11 11 11 7.1 0.0
the isWCET bound, the benchmark with the fewest number of off-core requests suffers maximum
contention for all of them, hence a reduction for that benchmark is not possible, cf. a2time in
Tables XIII and XIV, and aifftr in Table XV. The reduction for the other benchmarks depends
on the difference in the number of off-core requests. The higher the differences, the higher the
potential reduction. To ease the comparison of the reduction, Figure 6.7 plots the isWCET bounds
in relation to those for the maxCont. As can be seen, the isWCET bound computation produces
tighter bounds for each setup.
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Figure 6.7.: Relation of isWCET bounds tis and maxCont tmax for Setups IS-1, IS-2 and IS-3.
The comparison of tis and tmin shows great deviations to more than 1000%. Hence, from a
performance perspective, the achieved multi-core bounds cannot compete with their single-core
counterparts. Portions of the deviation can be explained by the already quantified overestimation
of the core-local analysis. Especially the overestimation of the resource capacities has a great
impact on the resulting isWCET bounds, considering the increase of the access latencies from 41
to 1007 cycles, cf. Table V. However, even if the tightness of the core-local analysis is increased,
the deviation of tis and tmin is up to 700%, as indicated by the measured core-local values with
enabled L1 and L2 caches, shown in Table XV.
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6.6. Quality of Service Monitoring Extension
As indicated by the comparison of the isWCET bounds and the minCont, the isWCET bounds
incorporate significant overestimations. Table XVI complements these observation by comparing
the single-core and the multi-core overestimation for the selected benchmarks. For that purpose,
the table lists the statically analysed timing bounds ts,pi , tis and maximum observed execution
times tobs and their deviation for single-core and multi-core execution. The observed execution
times have been measured with disabled caches, i.e. Setup IS-2. The computed multi-core bounds
tis are based on the statically analysed core-local results, cf. Table XIII.
Table XVI.: Comparison of single-core and multi-core overestimation based on the measured
bounds tobs and the core-local WCET bound ts,pi and the isWCET bound tis.
Benchmark
Single-core Multi-core
tobs [ms] ts,pi [ms]
Deviation [%]
tobs [ms] tis [ms]
Deviation [%]
ts,pi ·100
tobs
− 100 tis·100
tobs
− 100
cacheb 372 424 14.0 2912 7500 157.6
iirflt 363 532 46.7 4771 9722 103.7
rspeed 450 905 101.2 4593 12751 177.6
a2time 68 162 138.2 753 2907 285.9
bitmnp 1082 2586 139.1 10253 27937 172.5
tblook 1341 2664 98.7 14668 29792 103.1
matrix 231 6451 2695.8 2201 43714 1886.1
aifftr 89 7882 8714.5 995 47210 4647.0
Except for aifftr, the overestimation for the multi-core bound is higher than for the single-core
analysis. Again, the particular overestimation greatly depends on the benchmark characteristics
and the assumed overlap with the off-core requests of in-parallel scheduled benchmarks. In general,
the tendency towards increased overestimation for the multi-core bounds confirms the assumption,
that the significant increase of access latencies, cf. Table V, causes additional overestimation of
the multi-core bounds. To cope with the induced idle times and low utilisation of the processor,
the QoS extension has been introduced. Its goal is to utilise the otherwise unused processing time
by dynamic re-calculation of the resource usage bounds, cf. Section 4.4, to allow applications
to continue execution even if they have already exhausted their initial resource capacity. In this
section the actual effect of this extension shall be characterised. Therefor, a set of application
scenarios is defined based on the benchmark characterisation in Section 6.2:
Low-progress (lowp) Scenario: The lowp scenario shall contain a very limited extension potential.
Therefor, a single benchmark is enabled for extensions. Its core-local execution time shall be
as high as possible, in order to consume a large portion of the process frame with its first
execution, i.e. without an extension. Thus a benchmark with a low locality is selected. To
minimise the length of the process frame, benchmarks with a high locality are executed in-
parallel. Furthermore, the effect of a capacity extension is minimised, since the higher the
locality, the lower the initial resource capacities and the lower the potential progress compared
to low-locality benchmarks.
Based on the benchmark classification, cacheb is selected as the capacity-extendible benchmark
and multiple instances of bitmnp, tblook and matrix are scheduled on the remaining cores.
Realistic (real) Scenario: The real scenario shall represent a realistic task set. It contains a mix-
ture of capacity-extendible and normal benchmarks, based on the application domains in Ta-
ble VIII. Applications such as image and audio processing, and optimisation-based algorithms
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are considered to benefit from additional execution time, cf. Section 4.4.3.
Accordingly, aifftr, matrix, iirflt, tblook and cacheb are enabled for capacity extensions, while
rspeed, a2time and bitmnp will be suspended once they reach their initial resource capacity.
It has to be noted, that it is hard to prove if a task set is representative for future system.
Firstly, today’s avionics and automotive systems are based on single-core processors. Hence,
the assignment of applications and cores as well as the configuration for the system can only
be estimated. Secondly, application behaviour, such as cache usage, might change drastically
in the future to cope with the contention on shared resources. However, since some future
application domains can be foreseen, the constructed scenario is considered to adequately
represent such a task set.
Both scenarios are parametrised once with statically analysed and once with measured core-
local bounds. The measured bounds are acquired with either enabled L1 or with enabled L1 and
L2 caches. The respective configurations are referred to as lowp-sa, real-sa, lowp-l1, real-l1,
lowp-l1-l2 and real-l1-l2, respectively.
As described for the implementation of the QoS extension, cf. Section 5.3.3, the overhead for
the computation has to be considered. Table XVII shows the overheads in execution time t and
resource usage c for the inter-core communication (DBell) and the modified ISR. The overheads
are shown for static core-local analysis and for measurement-based analysis with different cache
configurations. The comparison to Table X shows the difference to the basic ISR, which directly
suspends a process. As can be seen, the modified ISR requires significantly more execution time
and off-core requests, but still the overhead is negligible in comparison to the timing and resource
bounds for the benchmarks.
Table XVII.: Overhead for the inter-core communication (DBell) and the modified suspension ISR,
showing the required bounds for execution time t and resource capacity c.
Static Analysis
Observed
ILFB, DLFB
Observed
L1 Caches
Observed
L1, L2 Caches
t [us] c t [us] c t [us] c t [us] c
DBell 10 243 4 73 2 43 2 30
ISR 4284 94659 132 1568 39 433 30 216
The scenarios are evaluated towards the achieved core and system utilisation, as well as the
additional amount of off-core requests compared to the initial capacity. All results represent pure
application execution, i.e. any overheads in time and resource usage for the computation of the
capacity extensions and for taking measurements are discarded. The results for each scenario
are summarised within two tables. The first table lists the applied core-local execution time
bound ts,pi and resource capacity cpi . The resulting process frame length is shown in the caption.
Further, the execution time and the related core utilisation are listed with and without extension
text, text and uext, uext, respectively. The results without extension correlate to the first execution
of a benchmark. Accordingly, the results with extension comprise the results over the complete
execution. Based on the core utilisations of all benchmarks, the overall system utilisation is
computed. To quantify the benefit of the capacity extension, the relations of the utilisations with
and without extension are shown. In the second table, the initial and the totally observed off-
core requests cinit and ctotal as well as their relation are listed. Both tables only list the observed
minimum and maximum values for core-utilisation and capacity increase. However, the full results
are listed in Appendix A.
Tables XVIII and XIX show the results for configuration lowp-sa. Since cacheb is the only
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benchmark which is enabled for capacity extension, it executes for the complete length of the
process frame, while the other benchmarks finish rather early. The large capacity extension of
roughly 109 is explained by the relatively long process frame of 57s and the huge differences for
the access latencies depending on the number of cores. That is, once the benchmarks on cores
one to seven finished execution, all further accesses of cacheb can be accounted with the access
latency for a single active core, i.e. 41cycles instead of 1007cycles otherwise. The relatively low
system utilisation of 15% is expected, since the cores one to seven are idle most of the time.
Table XVIII.: Utilisation for lowp-sa (process frame 57s), showing the core-local WCET bound
ts,pi and the capacity cpi ; the observed execution times and, core and system utili-
sations with and without extension text, text, uext and uext.
Benchmark
ts,pi
[ms]
cpi
[106]
text
[ms]
text
[ms]
uext
[%]
uext
[%]
uext
uext
Min/Max cacheb 424 9.9 632 57382 1.1 99.9 90.8
System Utilisation 2.7 15.0 5.6
Table XIX.: Additional off-core requests for lowp-sa, showing the initial and the totally measured
capacities cinit and ctotal.
Benchmark cinit [10
6] ctotal [10
6]
ctotal
cinit
Min/Max cacheb 9.9 1184.5 119.6
The results for lowp-l1, are summarised in Tables XX and XXI. As can be seen, even though the
core-local results are much tighter compared to the actual execution, the achieved core utilisation
for cacheb is similar to the lowp scenario based on static analysis inputs. Solely the factor of
additional requests is reduced to 5 compared to 120, comparing Tables XXI and XIX.
Table XX.: Utilisation for lowp-l1 (process frame 674ms), showing the core-local WCET bound
ts,pi and the capacity cpi ; the observed execution times and, core and system utilisations
with and without extension text, text, uext and uext.
Benchmark
ts,pi
[ms]
cpi
[106]
text
[ms]
text
[ms]
uext
[%]
uext
[%]
uext
uext
Min/Max cacheb 5 3.4 72 668 10.7 99.2 9.3
System Utilisation 20.2 31.3 1.5
Table XXI.: Additional off-core requests for lowp-l1, showing the initial and the totally measured
capacities cinit and ctotal.
Benchmark cinit [10
6] ctotal [10
6]
ctotal
cinit
Min/Max cacheb 3.4 17.2 5.1
The results for the real scenario based on statically analysed inputs are shown in Tables XXII
and XXIII. Respectively, the results for measured inputs (L1 caches) are listed in Tables XXIV
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and XXV. As for the lowp scenario, the characteristics of the results for the applied core-local
analysis techniques are comparable. That is, the core utilisation for the benchmarks which are
enabled for capacity extensions could be increased up 99.9%. Also the overall system utilisation is
increased over 50%. The number of additional off-core requests differs, but overall each benchmark
got at least twice the number of requests compared to its initial configuration. Further the increase
factors are similar for the applied core-local analysis techniques, only their distribution over the
benchmarks is different.
Table XXII.: Utilisation for real-sa (process frame 47s), showing the core-local WCET bound ts,pi
and the capacity cpi ; the observed execution times and, core and system utilisations
with and without extension text, text, uext and uext.
Benchmark
ts,pi
[ms]
cpi
[106]
text
[ms]
text
[ms]
uext
[%]
uext
[%]
uext
uext
Min cacheb 424 9.9 724 39149 1.5 82.9 54.1
Max aifftr 7882 197.8 239 47190 0.5 99.9 197.4
System Utilisation 2.5 55.0 22.0
Table XXIII.: Additional off-core requests for real-sa, showing the initial and totally measured
capacities cinit and ctotal.
Benchmark cinit [10
6] ctotal [10
6]
ctotal
cinit
Min matrix 137.4 359.0 2.6
Max cacheb 9.9 463.6 46.8
Table XXIV.: Utilisation for real-l1 (process frame 1234ms), showing the core-local WCET bound
ts,pi and the capacity cpi ; the observed execution times and, core and system utili-
sations with and without extension text, text, uext and uext.
Benchmark
ts,pi
[ms]
cpi
[106]
text
[ms]
text
[ms]
uext
[%]
uext
[%]
uext
uext
Min cacheb 5 3.4 166 994 13.5 80.6 6.0
Max iirflt 17 2.7 147 1223 11.9 99.2 8.3
System Utilisation 10.2 61.5 6.0
Table XXV.: Additional off-core requests for the real-l1, showing the initial and the totally mea-
sured capacities cinit and ctotal.
Benchmark cinit [10
6] ctotal [10
6]
ctotal
cinit
Min cacheb 3.4 12.7 3.8
Max matrix 0.2 6.0 25.4
So far the results indicate significant benefits due to the QoS extension. However, with both,
static and measurement-based (L1 caches) core-local analysis techniques all benchmarks have a rel-
atively large number of off-core memory requests. To also assess task sets with rather low number
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of requests, Tables XXVI and XXVII list the results for the real scenario and a measurement-
based core-local analysis with enabled L1 and L2 caches. As can be seen, the number of off-core
requests and the resulting process frame length are noticeably smaller than for the previous set-
tings. This is explained by the relatively small code and data size of most benchmarks, such that
they fit into the L2 caches. However, the achieved utilisation increases are still similar to those
for static and measurement-based (L1 caches) core-local analysis methods.
Table XXVI.: Utilisation for real-l1-l2 (process frame 612ms), showing the core-local WCET
bound ts,pi and the capacity cpi ; the observed execution times and, core and sys-
tem utilisations with and without extension text, text, uext and uext.
Benchmark
ts,pi
[ms]
cpi
[103]
text
[ms]
text
[ms]
uext
[%]
uext
[%]
uext
uext
Min iirflt 57 94.3 62 486 10.1 79.6 7.9
Max matrix 20 16.8 20 608 3.3 99.5 30.4
aifftr 10 0.9 0 591 0.0 96.6 inf
System Utilisation 9.5 64.2 6.7
Table XXVII.: Additional off-core requests for real-l1-l2, showing the initial and the totally mea-
sured capacities cinit and ctotal.
Benchmark cinit [10
3] ctotal [10
3]
ctotal
cinit
Min matrix 0.0 0.1 3.3
Max aifftr 0.0 0.3 285.0
tblook 0.4 0.2 0.6
cacheb 2.3 0.0 0.0
Considering the results in Table XXVI, it appears that the aifftr benchmark finishes after 0us,
causing an infinite utilisation increase. This is explained by the interval used to track the resource
usage, i.e. the benchmark finished before the first interval. Similarly, in Table XXVII the observed
numbers of off-core requests for tblook and cacheb are smaller than the statically assigned ones.
Again, this is due to the benchmarks finishing their first execution before exhausting their capacity,
while not obtaining a capacity extension afterwards.
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In this chapter the outcome of the thesis is reviewed. In Section 7.1 the benefits of the isWCET
analysis and the runtime mechanism are discussed based on the evaluation results. The objectives
defined in Chapters 1 and 3 are reviewed against the implementation and the evaluation results
in Section 7.2. In Section 7.3, the validity of the assumptions made throughout the thesis are
assessed and their impact on the generality of the work is discussed. Finally, deviations between
the description of the concepts and the implementation are identified and discussed in Section 7.4.
7.1. Evaluation Results
7.1.1. Architecture Analysis
The main purpose of the architecture analysis is to determine the parameters, that are required
for the timing analysis. In the context of the isWCET analysis, the key parameters are the access
latencies for the off-core memory. They have been determined based on a specific interference
application, sint, targeted towards worst-case interference on the NoC. The obtained latencies
confirm the assumptions on significantly increased latencies with the number of concurrent cores
and back up the abstraction of access latencies as defined in Section 4.3.2. The comparison of the
latency for a single core (41 cycles) and eight cores (1007 cycles) indicates the pessimism imposed
by the common assumption of a single, maximum access latency as for instance considered in
[Schliecker et al. (2010), Yun et al. (2012), Behnam et al. (2012)]. Further, the measured relative
increase renders the assumption of a linear increasing latency, as in [Dasari et al. (2011), Dasari
and Nelis (2012)], incorrect.
Additionally, the impact of DMA-I/O devices has been examined. The results indicate a similar
effect as for PEs, complementing the observations in [Schoenberg (2003)]. As a consequence, also
interferences due to DMA-I/O need to be considered during analysis, cf. Section 4.5.
7.1.2. Resource Usage Enforcement
The implementation of the resource usage enforcement has been proven by executing a benchmark
in isolation, with interference by other benchmarks and with interference but enabled partitioning.
The results show that the mechanism behaves as intended, i.e. it fulfils its purpose of a safety-net
with respect to the isolation of the resource requests of applications. The results also demonstrate
the associated overheads for triggering and executing the suspension routine. The analysed and
measured overheads for the suspension routine are negligible in comparison to the respective
benchmarks values.
7.1.3. Core-local Analysis
The core-local analysis results have been evaluated based on their overestimation, comparing
statically analysed and measured bounds for the core-local WCET and WCRA. As expected, the
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individual benchmark characteristics, e.g. code structure, algorithm and optimisation for cache
usage, heavily influence the absolute results. Since timing and resource analysis rely on the same
techniques, the overestimation for both values is within the same order of magnitude. Overall, the
results indicate the impact of the prototypical architecture model used for static analysis.
7.1.4. Interference-sensitive Analysis
To assess the benefits of the isWCET analysis, the computed bounds are compared against the
minCont and maxCont approaches. The achieved reduction, of up 86.3% compared to maxCont
proves the necessity and the benefits of the isWCET analysis. As for the core-local analysis, the
benchmark characteristics influence the absolute values. Additionally, also the relative off-core
access latencies impact the results. In particular, the larger the difference of the access latencies
and WCRA bounds of in-parallel scheduled benchmarks, the higher the potential reduction. In
practice, this can be used to optimise the system schedule, e.g. by combining an application with
relatively few off-core requests with an application demanding a significantly larger amount.
To verify the impact of the prototypical architecture model, i.e. the missing cache levels, the
isWCET bounds have been computed for different cache configurations and different core-local
analysis methods. The comparison shows, that the absolute bounds heavily depend on the par-
ticular cache setup and the applied core-local analysis method, while the resulting reduction is
comparable. Hence it can be concluded, that the benefits of the isWCET analysis are somewhat
independent from the tightness of the core-local analysis.
Furthermore, comparing the sums over the minCont bounds of Tables XIII, XIV and XV
(38653ms, 7196ms, 744ms) with the respective maximum isWCET bounds (47210ms, 9013ms,
612ms) shows that the parallel execution reduces the overall execution time only for Setup IS-3,
shown in Table XV. Hence, from a performance perspective it can be concluded, that in most
cases the analysed benchmarks do not benefit from the use of multi-core processors, when solely
considering the worst-case. However, the actual effect depends on the application characteristics
and in particular on the relation between core-local computation and off-core communication.
7.1.5. Quality of Service Monitoring Extension
The QoS extension is based on the assumption that the average-case behaviour of a system signifi-
cantly deviates from its analysed worst-case configuration. Thus, the extension is designed to allow
processes to utilise otherwise unused resources. Identified sources for the assumed deviations are
the tightness of the core-local analysis results and overestimations in the isWCET analysis. Both
effects have been verified during the evaluation. A second source of unused resources is, so-called
growth potential. With respect to resources, it describes intentionally unused resources. They are
reserved for later revisions of a system, that potentially implement additional applications and
extended functionalities and thus require further resources. Since an extension of the hardware
platform can be very costly, e.g. due to certification, the initial system design is overdimensioned.
While in former system those resource cannot be used initially, by applying the QoS extension,
they can be utilised even for earlier revision.
The evaluation of the QoS monitoring extension is based on the lowp and real scenarios, that
have been constructed based on the benchmark characterisation. The results show a maximum
system and core utilisation of 64.2% and 99.9%, respectively. The full utilisation of the core
demonstrates the benefit of the QoS extension, especially when considering a maximum increase
factor of 197.4 compared to the execution without any extension. It can also be seen, that the
achieved maximum core utilisation of more than 99% is independent from the cache configuration
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and the applied core-local analysis method. Similarly, the average core utilisations of capacity-
extendible processes are close to equal, when comparing the different configurations of the real.
In particular the following average core-utilisations have been observed for the different core-local
analysis configurations: statically analysed 86.3%, measured-based with enabled L1 caches 90.9%
and measurement-based with enabled L1 and L2 caches 94.9%. These observations conform with
the results for the core-local analyses, where the absolute results heavily depend on the actual
configuration, while the achieved benefits are rather independent from the configuration.
By definition the system utilisation is a function of the individual core utilisations. Hence, it
depends on the combination of capacity-extendible and standard applications. This is confirmed by
the comparison of the results for the lowp and the real scenario. The lowp configuration contains
a single core with a capacity-extendible process, while the real scenario contains five respective
processes. Accordingly, the maximum observed system utilisation for the lowp scenario is 31.3%,
while it is 64.2% for the real scenario.
Finally, considering the additional number of off-core requests over all scenarios and config-
urations, a process obtains at least 2.6 times the number of requests compared to its initial
configuration. This is true for each capacity-extendible process, except for tblook and cacheb,
cf. Table XXVII, which finish execution before exhausting their initial bounds. The respective
observed maximum increase is around 285.0 times.
Considering the benefits with respect to additional off-core requests and system utilisation, the
QoS extension is considered as a key to increase the performance of a system, which is initially
parametrised towards worst-case behaviour. Therefore, the QoS extension helps multi-core system
to take advantage over single-core processors.
In summary, the validity and benefits of monitoring, isWCET analysis and QoS extension could
be proven by the evaluation. The comparison of the results under different cache configurations
and core-local analysis techniques demonstrates the independence of the benefits from the applied
analysis method and the tightness of the initial application parameters. Instead, the benefits of
the isWCET analysis and the QoS extension are impacted by two main factors:
1. Off-core Memory Access Latency Increase:
The actual off-core latencies depend on the target platform. However, their increase with
the number of PEs is an inherent problem of shared-memory multi-core architectures and
thus a common phenomenon. Accordingly, once the problem of interfering requests has
been solved on the architecture level, no additional mechanisms are necessary.
2. WCRA Bound Difference of In-Parallel Scheduled Processes:
The tightness of the initial WCRA bounds depends on the application characteristics
and the applied core-local analysis method. During the interference-delay analysis, the
actual differences between the WCRA bounds determine the obtained reduction. Hence,
depending on the tightness of the core-local analysis, the isWCET bound is directly
influenced. However, during the evaluation it has been shown, that even for tightly
analysed systems the QoS still provides reasonable performance improvements.
7.2. Thesis Objectives and Contributions
7.2.1. Timing bounds and Performance
The main quantitative objectives of this thesis are the reduction of multi-core timing bounds
compared to straight forwards approaches and the efficient utilisation of multi-core processors in
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order to take advantage over single-core platforms. As discussed in Section 7.1, the evaluation has
proven significant reductions when using the isWCET analysis in favour of the maxCont approach,
which is often inherently assumed in related approaches such as [Schliecker et al. (2010), Yun
et al. (2012), Behnam et al. (2012)]. Further, also the increased average-case performance has
been demonstrated in Section 6.6 and discussed in Section 7.1.
Unlike the related approaches of execution models, cf. Section 3.2, the presented mechanisms
do not enforce resource privatisation by default. That means, that applications can utilise the full
set of parallel resource. This avoids the inherent waste of performance, as for execution models,
cf. Section 3.2. Additionally, the overheads for modifying the application binary are avoided,
since the monitoring can be implemented based on available hardware features. With respect to
certification, this specifically concerns overheads for modified compilers or additional tools, which
need to fulfil safety requirements.
7.2.2. Mixed-criticality Systems
Another contribution is, to enable the analysis of mixed-critical systems, i.e. systems with ap-
plications of different assurance levels, cf. Section 2.2. Related approaches, e.g. [Yun et al.
(2012), Paolieri et al. (2009)], often rely on the separation between hard real-time (critical) and
non- or soft real-time (non-critical) applications, whereat critical applications are prioritised over
non-critical applications, in terms of the resource usage. In effect, non-critical applications are
executed under best-effort conditions, without any guarantees on the available resources. This
contradicts the definition of mixed-criticality systems, where all applications are essential for the
aimed system functionality and thus require guarantees on the available resources.
Neither the isWCET analysis nor the resource usage enforcement rely on information about the
criticality of an application. That means, the runtime monitoring strictly enforces the adherence
to the configured resource capacities. Hence, if a resource boundary does not safely upper-bound
the resource usage of an application, the respective application will be suspended irrespective
of its criticality. Accordingly, the core-local analysis has to be chosen such, that the obtained
assurance is sufficient for the criticality level of the respective application. Hence, the isWCET
analysis inherently considers the different implications of criticality levels through the choice of
the applied core-local analysis technique. As described in Section 4.3.1, the core-local analysis can
be implemented with any of the state of the art timing analysis techniques, and thus be chosen
according to the required assurance. This has been proven during the evaluation, by applying static
analysis as well as end-to-end measurements. Further, also hybrid measurement-based approach
can be applied.
In consequence, the isWCET analysis and runtime resource usage enforcement fulfil the require-
ments of mixed-criticality systems.
7.2.3. Incremental Development and Certification
The applied analysis approach is separated into the core-local and the interference-delay analysis,
cf. Section 4.3. Thus, the core-local timing bound and the resource usage of each application
can be determined without requiring any information on other applications. Only during the
interference-delay analysis the core-local bounds for WCET and WCRA of all applications are
required to compute the respective process frame lengths. Thereby, the complexity of calculating
the isWCET bounds is much lower than for the core-local analysis. Further, the impact on
the system development time is smaller if a deviation from the defined parameters is detected
earlier. That means, as described in Section 4.6, initial values the core-local timing bounds, the
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WCRA bounds and also the system schedule are defined in the system design phase. During
the actual implementation, each supplier can check the adherence to the defined bounds without
requiring information on other applications. If a deviation is detected the implementation can
immediately be revised. In contrast, for solutions that follow a joint analysis approach, deviations
can only be detected during system integration, since the timing and resource usage bounds
depend on the detailed behaviour of in-parallel scheduled applications. Accordingly, it takes much
longer to detect deviations, slowing down development. For the same reasoning, modification
to individual applications are much more costly if joint analysis approaches are applied. That
is, if one application is modified, the impact of the modifications on other applications needs to
be analysed. Following this discussion, the proposed isWCET analysis enables the independent
analysis and development of applications and thus conform to the requirements of incremental
development and certification.
An additional benefit compared to joint analysis approaches is the complexity. Joint analyses
have to account for the mutual interactions between applications and thus face increased complex-
ity with the number of concurrent applications. In contrast, the core-local analysis phase of the
isWCET approach is based on state of the art single-core analysis techniques, without increasing
the complexity. Final, the computation of the isWCET bound is of constant complexity for a
given number of cores, while for joint analysis, the complexity depends on the state space of the
individual application and thus is not constant, event for a given number of cores. Consequently,
the objective towards reduced complexity compared to related approaches has been achieved.
7.3. Assumptions and Implementation
7.3.1. Operating System
In the implementation the operating system layer has been used to implement the resource usage
enforcement. Therefor, the configuration of the PMCs and the respective ISR, implementing
the suspension routine, have been added to the system. So far such implementations have been
deployed to the bare-metal operating system, that has been used for the evaluation, SYSGO’s
PikeOS and Wind River’s VxWorks. The variety of different operating systems demonstrates the
independence of the monitoring solution from the underlying operating system. The operating
system is required to provide interfaces to the PMCs and to the process management. For the
implementation of the suspension routine, for instance a callback function, that is called upon a
PMC exception can be used. An interface to the process management is required firstly, for the
implementation of the suspension routine and secondly, for the configuration of the PMCs when
a process is de/activated.
7.3.2. Monitoring Facility
The monitoring implementation is based on processor core PMCs. Such counters are commonly
available in modern processors, e.g. [IBM (2010), ARM (2010), Intel (2013)]. Hence, this is not
a very restrictive requirement. Further, the alternative platform debug facilities can be found in
most modern SoC, cf. Section 4.2. As argued, due to the need for insight runtime information for
system development, such debug architecture share a common set of features, which matches the
requirements of the resource usage monitoring. However, if in a particular case neither processor
core PMCs nor a sufficient debug architecture are available, also software-based monitoring based
on code instrumentation can be applied.
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Considering the available alternatives, it can be concluded, that the resource usage monitoring
is a generally valid concept, not relying on a specific operating system or hardware platform.
7.3.3. Off-core Memory
The off-core memory resource is an abstraction of the memory architecture consisting of NoC,
platform cache(s), memory controller and main memory, cf. Definition 5. Since it is essential
for the execution of applications, the implementation and evaluation are focused on the off-core
memory. For the analysis two main assumptions have been made:
Black-box Resource: This assumption is required, since often not enough details on the architec-
ture and the implementation, especially of the NoC, are provided by the suppliers of COTS
multi-core processors. To nevertheless perform an analysis, the black box approach in combi-
nation with am appropriate abstraction is reasonable. Consequently, the off-core memory is
abstracted as its capacity. The capacity in turn, is determined via the access latencies in de-
pendence of the number of requesters. While a purely measurement-based approach to acquire
the respective latencies is sufficient for the evaluation of an research project, the methods for
real products need to fulfil safety requirements. That is, the achieved assurance in acquiring
informations on the resource need to be sufficient for the assurance level of the system. Con-
sequently, it might be required, that the architecture and resource analysis needs to be based
on detailed information on design and implementation, instead of pure measurements.
Fair Arbitration: Fair arbitration in any shared resource is a fundamental assumption for worst-
case timing analysis. It ensures, that a starvation of individual requesters is not possible.
This, in turn allows to determine upper bounds on access latencies. On the other hand, if
a resource arbitration allows starvation, requesters might be not arbitrated for an indefinite
amount of time. As a consequence, it is not possible to define a maximum waiting time,
which prohibits worst-case timing analysis. Thus, the assumption of a fair arbitration is not
exclusively required for the proposed approaches, instead it is motivated by the problem domain
and likewise required for related approaches.
7.3.4. Timing Composability
In Section 2.4.3 the principles of timing composability and the impact of timing anomalies have
been described. With respect to the isWCET analysis timing composability is required firstly,
for the core-local analysis and secondly, for the composition of core-local results during the
interference-delay analysis. The core-local analysis does not pose different assumptions or re-
strictions with respect to composability than existing approaches. On the other hand, since the
interference-delay analysis is an additional step, its requirements for composability need to be con-
sidered separately. It requires composability to ensure, that the interference-delay is additive to
the core-local WCET bound without impacting the correctness of the core-local analyses. This is
argued to be the case, since naturally even the best-case off-core memory access latencies are orders
of magnitudes higher than typical pipeline latencies. For example, typical pipeline latencies are
between one to three cycles [FSL (2011)], while off-core memory latencies are measured between
39 and 1007 cycles, cf. Table V. As a consequence the processor pipeline will drain in any case,
while an off-core request is processed. Thus the separate analysis of the interference-delay does
not cause processor pipeline timing anomalies and hence can be directly added to the core-local
WCET bound.
Even though the core-local analysis does not pose additional restrictions compared to existing
approaches, its composability requirements need to be discussed in the context of the target
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architecture. In general, timing analysis requires a predictable architecture, cf. [Cullmann et al.
(2010)]. Unfortunately, according to [Wilhelm et al. (2009)], the P4080 has to be classified as a
non-compositional architecture, since it implements potential sources of timing anomalies. This
for instance concerns the out-of-order execution and the applied PLRU and First In First Out
(FIFO) replacement schemes for caches, translation lookaside buffers, the branch target buffer and
the branch history table of the e500mc cores. In order to be able to assume timing composability
the cores can be used in a very deterministic configuration, which avoids any known sources of
domino effects. Such a configuration includes disabled branch prediction, write-through mode for
data caches, 2nd-level caches exclusively used as scratchpad memories, partial cache locking to
achieve LRU replacement and pre-loaded translation lookaside buffers to prevent misses. Avoiding
all these sources of domino effects still is does not formally prove timing composability. However,
it shall be understood, that it is not easily possible to formally prove the absence of timing
anomalies. Besides a predictable configuration also the means to handle anomalies, as described
in Section 2.4.3, can be applied.
It is important to understand, that the impact of a non-compositional evaluation platform
influences the safety of the bounds. However, this does not limit the validity of the approach, rather
than the applicability of the architecture. While also a compositional architecture, such as the
ARM7, could have been chosen, the P4080 has been selected for different reasons, as explained in
Section 5.1. Further, missing composability does not prevent timing analysis, but greatly increase
analysis complexity. For that purpose, composability is commonly assumed in related approaches,
motivated by the problem domain to enable efficient analysis [Schliecker et al. (2010), Dasari and
Nelis (2012)]. Finally, one should bear in mind, that for mixed-criticality systems the particular
assurance level of an application has to be taken into account. For example, even if composability
is not formally proven, it can still be valid to rely on the timing analysis, as long as the obtained
results are suitable for the assurance level of the analysed application.
7.3.5. Interference-delay Analysis
The interference-delay analysis is based on the assumption, that the process frames are synchro-
nised over all PEs. That means, process frame transitions happen at the point in time on all
cores and the length of the respective process frames are equal in size. This assumption is directly
deduced from the time partitioning scheme, described by ARINC 653 [ARINC (2003)]. Further,
this assumption is inherently required for the computation of the isWCET boundaries. However,
since a multi-core version of the ARINC 653 standard is not yet defined, it might be the case, that
in an updated version of the standard, process frames are not synchronised over PE boundaries.
In effect, it would be possible, that during a process frame of one PE another core executes two
or more frames. Hence, the accesses of one process could overlap with the requests of two or
more processes. To still be able to determine a isWCET boundary, the computation needs to be
extended. Therefor, the following solutions are considered:
Split/Join of Process Frames: As indicated above, instead of overlaps with a single process per
PE, processes can overlap with multiple processes. Accordingly, the sum over the requests
of all processes that are scheduled in the same interval need to be considered during the
computation. While this can easily be implemented, it causes an increased overestimation,
since more requests within the same time interval can cause interference in the worst-case.
Fixed-size Monitoring Intervals: Instead of using the process frame granularity for the isWCET
bound computation, a smaller fixed-size interval can be applied. Therefor, the core-local
analyses need to be performed on application chunks of the size of that interval.
An inherent problem with this approach is the dependence between execution time and program
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path. That means, depending on the analysed path the application has very different bounds
for WCETs and WCRAs. Further, state of the art approaches for path analysis, e.g. ILPs,
would need to be replaced, since they solve the maximum execution time problem for the whole
set of paths, instead of terminating once a certain time is exceeded. To avoid these effects,
it would help to a priori split applications. Hence, an application would be executed as a
sequence of chunks, whereat each of the chunks is analysed separately. However, the general
isWCET approach would still hold, while the application design would cover the division of
the applications.
Reflecting the previous discussion it should be clear, that the current isWCET approach might
not completely fulfil the requirements of future systems, but still its fundamental ideas can be
applied.
In summary, the validity of the assumptions has been shown. The discussion revealed, that most
of the assumptions are motivated by the problem domain and thereby are not more restrictive
than for related approach. This specifically concerns assumptions with respect to analysability.
Furthermore, the independence of isWCET analysis and runtime resource usage enforcement from
unique hardware features and a specific operating system has been demonstrated.
7.4. Shortcomings
7.4.1. Architecture Model
The shortcomings of the architecture model applied for static analysis of the core-local behaviour
has already been described in Section 5.4.1. The most severe difference to the e500mc cores is the
memory hierarchy. While the e500mc cores implement three cache levels with ILFB, DLFB, L1
caches and L2 cache, the architecture model does only provide a single cache level. The impact
on the analysis results has been investigated in Section 6.4.1, illustrating its severity.
The main effect of the deviation between core implementation and the model are significant over-
estimations of timing and resource usage. However, since the results based on measurements show
similar results it can be concluded, that the model is sufficient for the evaluation, demonstrating
the applicability of static analysis. As for the discussion of timing composability in Section 7.3,
it should be understood, that the development of an accurate architecture model is extremely
time-consuming. However, to apply the tool for the verification of safety-critical systems a model
refinement and additional tool validation is required.
7.4.2. Differentiation of Read and Write Requests
As described in Chapter 5, read and write requests from the PEs to the off-core memory are not
distinguished. The main effect of this is an additional overestimation, since the measured request
latencies for read instructions are considerably lower than for write requests, cf. Table V. Hence,
to obtain safe bounds, the respective maximum observed latency is applied. Thereby, the latencies
some requests is overestimated.
The reasons for the missing differentiation vary depending on the analysis method. The static
analysis does not provide the differentiation due to the prototype status of the analysis. That
means, although the required information to compute separate WCRA bounds for read and write
requests are available, it is not yet implemented. In the case of measurement-based analysis a
differentiation is not implemented, since the available PMC events of the e500mc cores do not
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allow to separately count read and write requests to the bus interface. Nevertheless, it might be
possible to combine different events to indirectly acquire the desired values, e.g. the number of
translated or completed load and store instructions. However, in order to retain a similar basis
for the comparison of static and measurement-based analyses, the BIU event is commonly used.
7.4.3. Off-core Memory Abstraction
As described all parts of the off-core memory hierarchy are abstracted as a single resource. In effect
it is not possible to distinguish access to individual parts, such as platform cache or main memory.
In effect, since the access latencies can be very different, this causes additional overestimation in
the computed isWCET bound.
To implement a more fine-grained approach both, analysis and runtime monitoring need to
be extended. For static timing analysis the architecture needs to be modeled in more details,
e.g. by adding the platform cache. To ease the analysis of shared caches techniques, such as
hardware-supported or software cache partitioning should be applied, in order to avoid multiple
PEs mutually evicting cache lines. Considering the complexity of multi-level caches, the required
modeling effort and analysis complexity cannot easily be approximated. For measurement-based
analysis, the monitoring facility has to be capable of differentiating between individual parts of
the off-core memory. Typically, this requires SoC-level mechanisms, since PEs are not able to
predetermine the target of a memory request as long as they are not directly addressable. The
same applies to the resource usage monitoring.
7.4.4. Stripped Timing Analysis
Another source of overestimation is the core-local WCET bound. As described in Section 5.4.1,
the static core-local timing analysis does not strip the off-core access latencies. Hence, the core-
local WCET bound contains request latencies for all off-core requests, while the interference-delay
analysis additionally accounts for request latencies. Since the computed WCRA bound can be
very different from the number of off-core requests on the worst-case timing path, the additional
latencies cannot easily be stripped. Instead the timing analysis needs to be extended to also count
the number of off-core requests on the worst-case timing path.
On the other hand, such a mechanism has been implemented for the end-to-end measurements,
proving the general feasibility.
7.4.5. Outstanding Transactions
Outstanding transactions describe load/store type instructions, that are currently issued to the
core pipeline but not yet finished. They also describe instructions, that will occur due to write-
back operations when cache lines are evicted. Those transactions are of special interest when
suspending a process. Since the suspension has to ensure that this process does not issue any
further requests to the off-core memory, it has to consider outstanding transactions. To handle
in-fly operations in the pipeline, pipeline flush operations can be applied. To deal with potential
future cache evictions a cache invalidation, which clears the valid bits of all cache lines without
updating main memory, can be used. Since the suspension of a process is considered as a faulty
state, the loss of the memory content is arguable.
Beneath the runtime control, the outstanding transaction also need to be considered during
analysis. In particular, the worst-case number of load/store operations, that can be active in the
pipeline once a suspension is triggered has to be analysed. Finally, this value has to be added
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to the WCRA bound of the respective application. Similarly, write-back operations due to cache
eviction can be handled, i.e. instead of invalidating the cache content, the maximum number of
potential write-backs can be predetermined and added to the WCRA bound.
As mentioned in Section 5.3, outstanding transactions are not handled in the current implemen-
tation. Since this also impacts the safety of the system, it has to implemented for productively
deployed systems but does not impact the presented results and conclusions.
In summary, this section covered different deviations between the described concepts and the
implementation. During the discussion the following sources of overestimations have been identi-
fied:
• missing cache levels in architecture model, applied for static analysis,
• missing differentiation between read and write instructions during resource analysis,
• unstripped core-local WCET bounds, containing additional request latencies and
• abstraction of platform cache and main memory as one resource, disregarding the different
access latency.
Other implementation shortcomings solely impact the safety of the computed bounds and hence
need to be considered for productive systems. Nevertheless, it can be summarised, that none of
the discussed shortcomings lowers the identified benefits or violates the conclusions.
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8.1. Summary and Conclusion
This thesis addressed the problems for the WCET analysis of multi-core processors due to inter-
application interferences on implicitly shared resources. These problems have been discussed in
the context of mixed-criticality systems as they are used in the aerospace and automotive indus-
tries. This application domain is especially interesting due to its requirements towards temporal
partitioning to ensure proper isolation of applications and enabled incremental development and
certification.
Motivated by the drawbacks of related approaches, the main objectives of this thesis are the re-
duction of the multi-core timing bounds compared to straight forward approaches and the efficient
utilisation of multi-core systems in order to take advantage over established single-core processors.
Based on these objectives, the so-called isWCET analysis concept and an associated runtime re-
source usage enforcement have been developed. The isWCET analysis is a timing analysis, which
allows the computation of multi-core timing bounds, while considering arbitrary interferences by
in-parallel scheduled applications. The runtime monitoring provides an additional safety-net, en-
suring that the inherent assumptions made during analysis, are maintained at runtime. While the
isWCET analysis is focused on bounding the worst-case behaviour of applications, a supplemental
QoS extension has been introduced to improve the average-case performance. Its purpose is the
utilisation of otherwise unused platform resources. As such, the QoS extension is a key to increase
the system utilisation and compensate various sources of overestimation, which are inherently
coupled with worst-case timing analysis.
The concepts have been evaluated on a state of the art COTS multi-core platform, the Freescale
P4080. Timing analysis and runtime monitoring have been implemented in software developed
as part of this thesis as well as in a commercial analysis framework and operating systems. The
evaluation of the isWCET analysis revealed a maximum reduction of the multi-core timing bound
of 86.3% compared to straight forward maximum contention analysis approaches. Hence, the
objective towards reduced multi-core bounds have been achieved. However, the comparison to
respective single-core bounds showed a significant deviation of up to 1163.0%. This indicates the
performance and thereby the utilisation impact, if worst-case behaviour is considered exclusively.
To address this issue, a QoS extension has been proposed. The respective evaluation results show
an increase of the processor core utilisation from 0.5% to 99.9%, achieving a total system utilisation
of up to 64.2%, compared to 9.5% otherwise. The results clearly demonstrate the benefits of the
approach and the fulfilment of the defined objectives towards increased system utilisation.
Other objectives of the thesis, such as reduced complexity compared to related approaches are
inherently achieved by the applied analysis method. Instead of applying costly mutual analysis
or modifications of the application code, the isWCET analysis is based on extensions of existing
methods, without increasing the complexity compared to single-core analysis. Additionally, the
per se privatisation of resources has been avoided, which is considered essential for the efficient
usage of modern multi-core systems. This especially concerns the inherent parallelism of resources.
Further, the requirements towards mixed-criticality and incremental certification and develop-
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ment are achieved firstly, via an abstraction of the application behaviour, which does not required
detailed information on in-parallel scheduled applications and secondly, by the equal treatment of
the application resource boundaries at runtime. That means, instead of prioritising applications
with higher criticality, all applications underlie the same rules. This in turn enables the guarantee
of deadlines and resource usage for all applications, instead of having guarantees for highly critical
applications, while executing lower critical applications in a best-effort manner.
Beneath the performance-wise and functional aspects also the generality of the proposed ap-
proaches has been verified. In particular, the independence from the underlying computing plat-
form and the operating system has been shown. Further, it is possible to apply any of the state
of the art timing analysis techniques. While the evaluation is based on static analysis and end-to-
end measurements, also hybrid approaches can be applied. This complements the applicability of
isWCET analysis and runtime resource usage enforcement to mixed-criticality system and enables
incremental development and certification.
From a system perspective, the proposed approaches are orthogonal to higher-level concepts,
that ensure spatial and temporal partitioning. Such approaches for instance include the applied
hardware configuration and the mapping from applications to cores and memory devices.
In summary, plenty of research towards integrating multi-core processors in real-time systems has
been done. However, the results of this thesis show, that the strict focus on worst-case behaviour
either yields highly overestimated timing bounds or, if techniques to avoid the concurrent usage
of shared resources are applied, system capabilities are wasted, which significantly reduces the
achieved performance. In particular the results show, that overly increasing shared resource access
latencies cause an increased deviation between average-case and worst-case behaviour compared
to single-core processors. Hence, instead of performance benefits, multi-core processors often
yield a performance degradation when solely focusing on worst-case behaviour. Accordingly, it
is concluded, that a paradigm shift from the sole focus on worst-case behaviour towards the
additional consideration of the average-case performance is advisable. It has been shown, that
this can be achieved, while maintaining guarantees for worst-case scenarios.
8.2. Future Work
The developed isWCET analysis and runtime approaches provide a basis for the analysis and
the runtime integration of applications on multi-core processors. However, appropriate schedul-
ing techniques, which consider the effect of different application characteristics on the resulting
isWCET bounds and therewith on the process frame have not been discussed. Hence, this is
an important next step towards practical deployment. Such a scheduling especially concerns the
selection of applications, that shall be scheduled in parallel. Beneath the impact on the timing
bounds the general timing requirements defined by the system functionality need to be considered.
As discussed in Section 7.3.5, the current computation of the isWCET bounds is based on a
synchronised execution of process frames over all cores. This is valid, since yet no multi-core
version of the underlying software standard is available. However, once such a standard has
been developed, the impact of its scheduling scheme on the isWCET analysis has to be analysed,
considering the suggested modification of Section 7.3.5.
Another drawback of the current implementation is the tightness of the core-local results ob-
tained by static analysis. The different sources of overestimation have been discussed in Section 7.4.
Even though they are not essentially required to guarantee the safety of the approach, they should
be addressed for practical system, in order to achieve reasonable bounds, such that application
timing requirements can be fulfilled.
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Further, the QoS extension can be enhanced to provide even better performance. So far only the
progress with respect to the shared resource usage is accounted for the re-calculation of the resource
capacities, while the progress for computational instructions is not considered. However, additional
performance counters can be used to monitor the number of completed instructions and account
them with minimal pipeline latencies. Hence, during the re-calculation the elapsed computational
instruction execution time can also be reduced. However, the achievable improvements depend on
the relation of the core-local WCET bound and the interference-delay.
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A. Quality of Service Monitoring - Full
Evaluation Results
The results for a scenario are summarised within a figure and two tables. The figure plots the
observed off-core resource usage per core. The plot for each core shows the number of off-core
requests over time, while suspension and capacity extension points are indicated as red triangles.
It shall be noted, that plots for individual cores are cut off on the y-axis to increase the visibility
of the data for other cores. The respective first table lists the applied core-local parameters for
execution time bound ts,pi and resource capacity cpi , the process frame, the measured execution
times and the resulting core and system utilisation. Execution times and utilisations are shown
for the first execution of each benchmark text, uext and for the overall execution text, uext. To
quantify the benefit of the QoS extension, the relations between the utilisations with and without
extension are computed. The second table compares the initial resource capacities cinit and the
total amount ctotal, which includes the sum over all capacity extensions for that benchmark. The
listed results only contain process related execution time and requests, i.e. all overheads due to the
execution of the suspension routine and the computation of the capacity extension are discarded
from the results.
For the description of the measurement configurations refer to Section 6.6.
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A. Quality of Service Monitoring - Full Evaluation Results
A.1. Scenario lowp-sa
Table XXVIII.: Utilisation for lowp-sa, showing the core-local WCET bounds ts,pi and the capac-
ity cpi ; the observed execution times and, core and system utilisations with and
without extension text, text, uext and uext.
Benchmark
ts,pi
[ms]
cpi
[106]
text
[ms]
text
[ms]
uext
[%]
uext
[%]
uext
uext
cacheb 424 9.9 632 57382 1.1 99.9 90.8
bitmnp 2586 54.5 1923 - 3.4 - -
tblook 2664 63.2 2451 - 4.3 - -
matrix 6451 137.4 481 - 0.8 - -
bitmnp 2586 54.5 1921 - 3.3 - -
tblook 2664 63.2 2451 - 4.3 - -
matrix 6451 137.4 478 - 0.8 - -
bitmnp 2586 54.5 1924 - 3.4 - -
System Utilisation 2.7 15.0 5.6
Process Frame [ms] 57397
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Figure A.1.: Observed off-core memory requests c over time for lowp-sa.
Table XXIX.: Additional off-core requests for lowp-sa, showing the initial and the totally measured
capacities cinit and ctotal.
Benchmark cinit [10
6] ctotal [10
6]
ctotal
cinit
cacheb 9.9 1184.5 119.6
XX
A.2. Scenario lowp-l1
A.2. Scenario lowp-l1
Table XXX.: Utilisation for lowp-l1, showing the core-local WCET bounds ts,pi and the capacity
cpi ; the observed execution times and, core and system utilisations with and without
extension text, text, uext and uext.
Benchmark
ts,pi
[ms]
cpi
[106]
text
[ms]
text
[ms]
uext
[%]
uext
[%]
uext
uext
cacheb 5 3.4 72 668 10.7 99.2 9.3
bitmnp 160 0.7 192 - 28.5 - -
tblook 114 1.0 186 - 27.7 - -
matrix 18 0.2 31 - 4.7 - -
bitmnp 160 0.7 194 - 28.8 - -
tblook 114 1.0 186 - 27.7 - -
matrix 18 0.2 31 - 4.7 - -
bitmnp 160 0.7 195 - 29.0 - -
System Utilisation 20.2 31.3 1.5
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Figure A.2.: Observed off-core memory requests c over time for lowp-l1.
Table XXXI.: Additional off-core requests for lowp-l1, showing the initial and the totally measured
capacities cinit and ctotal.
Benchmark cinit [10
6] ctotal [10
6]
ctotal
cinit
cacheb 3.4 17.2 5.1
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A. Quality of Service Monitoring - Full Evaluation Results
A.3. Scenario real-sa
Table XXXII.: Utilisation for real-sa, showing the core-local WCET bounds ts,pi and the capacity
cpi ; the observed execution times and, core and system utilisations with and without
extension text, text, uext and uext.
Benchmark
ts,pi
[ms]
cpi
[106]
text
[ms]
text
[ms]
uext
[%]
uext
[%]
uext
uext
aifftr 7882 197.8 239 47190 0.5 99.9 197.4
matrix 6451 137.4 567 39201 1.2 83.0 69.1
rspeed 905 19.5 1082 - 2.3 - -
iirflt 532 13.3 894 39176 1.9 83.0 43.8
tblook 2664 63.2 3306 39222 7.0 83.1 11.9
a2time 162 3.3 167 - 0.4 - -
bitmnp 2586 54.5 2458 - 5.2 - -
cacheb 424 9.9 724 39149 1.5 82.9 54.1
System Utilisation 2.5 55.0 22.0
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Figure A.3.: Observed off-core memory requests c over time for real-sa.
Table XXXIII.: Additional off-core requests for real-sa, showing the initial and totally measured
capacities cinit and ctotal.
Benchmark cinit [10
6] ctotal [10
6]
ctotal
cinit
aifftr 197.8 633.2 3.2
matrix 137.4 359.0 2.6
iirflt 13.3 436.9 32.7
tblook 63.2 351.1 5.6
cacheb 9.9 463.6 46.8
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A.4. Scenario real-l1
A.4. Scenario real-l1
Table XXXIV.: Utilisation for real-l1, showing the core-local WCET bounds ts,pi and the capac-
ity cpi ; the observed execution times and, core and system utilisations with and
without extension text, text, uext and uext.
Benchmark
ts,pi
[ms]
cpi
[106]
text
[ms]
text
[ms]
uext
[%]
uext
[%]
uext
uext
aifftr 7 0.4 50 1087 4.1 88.2 21.8
matrix 18 0.2 40 1206 3.2 97.8 30.2
rspeed 12 8.0 202 - 16.4 - -
iirflt 17 2.7 147 1223 11.9 99.2 8.3
tblook 114 1.0 145 1096 11.8 88.9 7.6
a2time 4 0.8 45 - 3.7 - -
bitmnp 160 0.7 207 - 16.9 - -
cacheb 5 3.4 166 994 13.5 80.6 6.0
System Utilisation 10.2 61.5 6.0
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Figure A.4.: Observed off-core memory requests c over time for real-l1.
Table XXXV.: Additional off-core requests for the real-l1, showing the initial and the totally mea-
sured capacities cinit and ctotal.
Benchmark cinit [10
6] ctotal [10
6]
ctotal
cinit
aifftr 0.4 9.6 22.0
matrix 0.2 6.0 25.4
iirflt 2.7 14.9 5.4
tblook 1.0 4.9 4.7
cacheb 3.4 12.7 3.8
XXIII
A. Quality of Service Monitoring - Full Evaluation Results
A.5. Scenario real-l1-l2
Table XXXVI.: Utilisation for real-l1-l2, showing the core-local WCET bounds ts,pi and the ca-
pacity cpi ; the observed execution times and, core and system utilisations with and
without extension text, text, uext and uext.
Benchmark
ts,pi
[ms]
cpi
[103]
text
[ms]
text
[ms]
uext
[%]
uext
[%]
uext
uext
aifftr 10 0.9 0 591 0.0 96.6 inf
matrix 20 16.8 20 608 3.3 99.5 30.4
rspeed 53 5261.2 75 - 12.4 - -
iirflt 57 94.3 62 486 10.1 79.6 7.9
tblook 108 405.6 112 608 18.3 99.5 5.4
a2time 7 616.0 12 - 2.1 - -
bitmnp 148 135.2 149 - 24.5 - -
cacheb 33 2337.8 34 608 5.6 99.5 17.9
System Utilisation 9.5 64.2 6.7
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Figure A.5.: Observed off-core memory requests c over time for real-l1-l2.
Table XXXVII.: Additional off-core requests for real-l1-l2, showing the initial and the totally
measured capacities cinit and ctotal.
Benchmark cinit [10
3] ctotal [10
3]
ctotal
cinit
aifftr 0.0 0.3 285.0
matrix 0.0 0.1 3.3
iirflt 0.1 0.3 3.4
tblook 0.4 0.2 0.6
cacheb 2.3 0.0 0.0
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